欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM29LV640MH112RPCI 参数 Datasheet PDF下载

AM29LV640MH112RPCI图片预览
型号: AM29LV640MH112RPCI
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆位(4M ×16位/ 8的M× 8位)的MirrorBit 3.0伏特,只有统一部门快闪记忆体与VersatileI / O控制 [64 Megabit (4 M x 16-Bit/8 M x 8-Bit) MirrorBit 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O Control]
分类和应用: 闪存内存集成电路
文件页数/大小: 62 页 / 1108 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM29LV640MH112RPCI的Datasheet PDF文件第25页浏览型号AM29LV640MH112RPCI的Datasheet PDF文件第26页浏览型号AM29LV640MH112RPCI的Datasheet PDF文件第27页浏览型号AM29LV640MH112RPCI的Datasheet PDF文件第28页浏览型号AM29LV640MH112RPCI的Datasheet PDF文件第30页浏览型号AM29LV640MH112RPCI的Datasheet PDF文件第31页浏览型号AM29LV640MH112RPCI的Datasheet PDF文件第32页浏览型号AM29LV640MH112RPCI的Datasheet PDF文件第33页  
D A T A S H E E T  
Load a value that is greater than the page buffer  
quired when using Write-Buffer-Programming features  
in Unlock Bypass mode.  
size during the Number of Locations to Program  
step.  
Accelerated Program  
Write to an address in a sector different than the  
one specified during the Write-Buffer-Load com-  
mand.  
The device offers accelerated program operations  
through the WP#/ACC pin. When the system asserts  
VHH on the WP#/ACC pin, the device automatically en-  
ters the Unlock Bypass mode. The system may then  
write the two-cycle Unlock Bypass program command  
sequence. The device uses the higher voltage on the  
WP#/ACC pin to accelerate the operation. Note that  
the WP#/ACC pin must not be at VHH for operations  
other than accelerated programming, or device dam-  
age may result. In addition, no external pullup is nec-  
essary since the WP#/ACC pin has internal pullup to  
Write an Address/Data pair to  
a
different  
write-buffer-page than the one selected by the  
Starting Address during the write buffer data load-  
ing stage of the operation.  
Write data other than the Confirm Command after  
the specified number of data load cycles.  
The abort condition is indicated by DQ1 = 1, DQ7 =  
DATA# (for the last address location loaded), DQ6 =  
toggle, and DQ5=0. A Write-to-Buffer-Abort Reset  
command sequence must be written to reset the de-  
vice for the next operation. Note that the full 3-cycle  
Write-to-Buffer-Abort Reset command sequence is re-  
VCC  
.
Figure 5 illustrates the algorithm for the program oper-  
ation. Refer to the Erase and Program Operations  
table in the AC Characteristics section for parameters,  
and Figure 17 for timing diagrams.  
December 14, 2005  
Am29LV640MH/L  
27