欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM29BDS320GTC9VMI 参数 Datasheet PDF下载

AM29BDS320GTC9VMI图片预览
型号: AM29BDS320GTC9VMI
PDF下载: 下载PDF文件 查看货源
内容描述: 32兆位(2M ×16位) , 1.8伏只同时读/写,突发模式闪存 [32 Megabit (2 M x 16-Bit), 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory]
分类和应用: 闪存
文件页数/大小: 74 页 / 1108 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM29BDS320GTC9VMI的Datasheet PDF文件第30页浏览型号AM29BDS320GTC9VMI的Datasheet PDF文件第31页浏览型号AM29BDS320GTC9VMI的Datasheet PDF文件第32页浏览型号AM29BDS320GTC9VMI的Datasheet PDF文件第33页浏览型号AM29BDS320GTC9VMI的Datasheet PDF文件第35页浏览型号AM29BDS320GTC9VMI的Datasheet PDF文件第36页浏览型号AM29BDS320GTC9VMI的Datasheet PDF文件第37页浏览型号AM29BDS320GTC9VMI的Datasheet PDF文件第38页  
P r e l i m i n a r y  
the same manner. This mode dispenses with the initial two unlock cycles required  
in the standard program command sequence, resulting in faster total program-  
ming time. The host system may also initiate the chip erase and sector erase  
sequences in the unlock bypass mode. The erase command sequences are four  
cycles in length instead of six cycles. Table 14, “Command Definitions,on  
page 36 shows the requirements for the unlock bypass command sequences.  
During the unlock bypass mode, only the Unlock Bypass Program, Unlock Bypass  
Sector Erase, Unlock Bypass Chip Erase, and Unlock Bypass Reset commands are  
valid. To exit the unlock bypass mode, the system must issue the two-cycle un-  
lock bypass reset command sequence. The first cycle must contain the bank  
address and the data 90h. The second cycle need only contain the data 00h. The  
bank then returns to the read mode.  
The device offers accelerated program operations through the ACC input. When  
the system asserts VID on this input, the device automatically enters the Unlock  
Bypass mode. The system may then write the two-cycle Unlock Bypass program  
command sequence. The device uses the higher voltage on the ACC input to ac-  
celerate the operation.  
Figure 2 illustrates the algorithm for the program operation. Refer to the Erase/  
Program Operations table in the AC Characteristics section for parameters, and  
Figure 21, “Asynchronous Program Operation Timings,on page 58 for timing  
diagrams.  
START  
Write Erase  
Command Sequence  
Data Poll  
from System  
Embedded  
Erase  
algorithm  
in progress  
No  
Data = FFh?  
Yes  
Erasure Completed  
Figure 2. Erase Operation  
Chip Erase Command Sequence  
Chip erase is a six bus cycle operation. The chip erase command sequence is ini-  
tiated by writing two unlock cycles, followed by a set-up command. Two  
additional unlock write cycles are then followed by the chip erase command,  
which in turn invokes the Embedded Erase algorithm. The device does not require  
32  
Am29BDS320G  
27243B1 October 1, 2003