欢迎访问ic37.com |
会员登录 免费注册
发布采购

SP37E760 参数 Datasheet PDF下载

SP37E760图片预览
型号: SP37E760
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3 V的I / O控制器的嵌入式应用 [3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS]
分类和应用: 控制器
文件页数/大小: 78 页 / 507 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号SP37E760的Datasheet PDF文件第25页浏览型号SP37E760的Datasheet PDF文件第26页浏览型号SP37E760的Datasheet PDF文件第27页浏览型号SP37E760的Datasheet PDF文件第28页浏览型号SP37E760的Datasheet PDF文件第30页浏览型号SP37E760的Datasheet PDF文件第31页浏览型号SP37E760的Datasheet PDF文件第32页浏览型号SP37E760的Datasheet PDF文件第33页  
5.1.3 CONTROL PORT  
ADDRESS OFFSET = 02H  
The Control Port is located at an offset of ‘02H’ from the base address. The Control Register is initialized by the  
RESET input, bits 0 to 5 only being affected; bits 6 and 7 are hard wired low.  
5.1.3.1  
BIT 0 STROBE - STROBE  
This bit is inverted and output onto the nSTROBE output.  
5.1.3.2  
BIT 1 AUTOFD - AUTOFEED  
This bit is inverted and output onto the nAUTOFD output. A logic “1” causes the printer to generate a line feed  
after each line is printed. A logic 0 means no autofeed.  
5.1.3.3  
BIT 2 nINIT - nINITIATE OUTPUT  
This bit is output onto the nINIT output without inversion.  
5.1.3.4  
BIT 3 SLCTIN - PRINTER SELECT INPUT  
This bit is inverted and output onto the nSLCTIN output. A logic “1” on this bit selects the printer; a logic “0” means  
the printer is not selected.  
5.1.3.5  
BIT 4 IRQE - INTERRUPT REQUEST ENABLE  
The interrupt request enable bit when set to a high level may be used to enable interrupt requests from the Parallel  
Port to the CPU. An interrupt request is generated on the IRQ port by a positive going nACK input. When the  
IRQE bit is programmed low the IRQ is disabled.  
5.1.3.6  
BIT 5 PCD - PARALLEL CONTROL DIRECTION  
Parallel Control Direction is valid in extended mode only (CR#1<3>=0). In printer mode, the direction is always out  
regardless of the state of this bit. In bi-directional mode, a logic “0” means that the printer port is in output mode  
(write); a logic “1” means that the printer port is in input mode (read).  
Bits 6 and 7 during a read are a low level, and cannot be written.  
5.1.4 EPP ADDRESS PORT  
ADDRESS OFFSET = 03H  
The EPP Address Port is located at an offset of ‘03H’ from the base address. The address register is cleared at  
initialization by RESET. During a WRITE operation, the contents of DB0-DB7 are buffered (non inverting) and output  
onto the PD0 - PD7 ports, the leading edge of nIOW causes an EPP ADDRESS WRITE cycle to be performed,  
the trailing edge of IOW latches the data for the duration of the EPP write cycle. During a READ operation, PD0 -  
PD7 ports are read, the leading edge of IOR causes an EPP ADDRESS READ cycle to be performed and the data  
output to the host CPU, the deassertion of ADDRSTB latches the PData for the duration of the IOR cycle. This  
register is only available in EPP mode.  
5.1.5  
EPP DATA PORT 0  
ADDRESS OFFSET = 04H  
The EPP Data Port 0 is located at an offset of ‘04H’ from the base address. The data register is cleared at  
initialization by RESET. During a WRITE operation, the contents of DB0-DB7 are buffered (non inverting) and output  
onto the PD0 - PD7 ports, the leading edge of nIOW causes an EPP DATA WRITE cycle to be performed, the trailing  
edge of IOW latches the data for the duration of the EPP write cycle. During a READ operation, PD0 - PD7 ports are  
read, the leading edge of IOR causes an EPP READ cycle to be performed and the data output to the host CPU, the  
deassertion of DATASTB latches the PData for the duration of the IOR cycle. This register is only available in EPP  
mode.  
5.1.6 EPP DATA PORT 1  
ADDRESS OFFSET = 05H  
The EPP Data Port 1 is located at an offset of ‘05H’ from the base address. Refer to EPP DATA PORT 0 for a  
description of operation. This register is only available in EPP mode.  
SMSC DS – SP37E760  
Page 29  
Rev. 04/13/2001  
 复制成功!