欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC47M182-NR 参数 Datasheet PDF下载

LPC47M182-NR图片预览
型号: LPC47M182-NR
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的I / O控制器,主板胶合逻辑 [ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC]
分类和应用: 控制器
文件页数/大小: 223 页 / 1215 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LPC47M182-NR的Datasheet PDF文件第23页浏览型号LPC47M182-NR的Datasheet PDF文件第24页浏览型号LPC47M182-NR的Datasheet PDF文件第25页浏览型号LPC47M182-NR的Datasheet PDF文件第26页浏览型号LPC47M182-NR的Datasheet PDF文件第28页浏览型号LPC47M182-NR的Datasheet PDF文件第29页浏览型号LPC47M182-NR的Datasheet PDF文件第30页浏览型号LPC47M182-NR的Datasheet PDF文件第31页  
Advanced I/O Controller with Motherboard GLUE Logic  
Datasheet  
SIGNAL NAME  
nINITP  
nALF  
nSTROBE  
MCLK  
MDAT  
KCLK  
KDAT  
GA20M  
nKBDRST  
nAUD_LINK_RST  
PWR WELL PCI RESET  
VCC POR  
Out – High  
Out – High  
Out – High  
Hi-Z  
-
Hi-Z  
-
Hi-Z  
Hi-Z  
-
VTR POR  
Off  
Off  
Off  
Off  
Input  
Off  
Input  
Off  
Off  
NOTES  
VCC  
VCC  
VCC  
VCC  
VCC  
VCC  
VCC  
VCC  
VCC  
VTR  
Out – High  
Out – High  
Out – High  
Hi-Z  
-
Hi-Z  
-
Hi-Z  
Hi-Z  
-
Input  
nCDC_DWN_ENAB/  
VTR  
-
-
Input  
GP24  
nCDC_DWN_RST  
nFPRST  
VTR  
VTR  
-
-
-
-
Out – low  
Input  
This pin is pulled up internally  
This pin requires external pull-  
nBACKFEED_CUT  
LATCHED_BF_CUT  
SCK_BJT_GATE  
VTR  
VTR  
VTR  
-
-
-
-
-
-
Hi-Z  
up to V_5P0_STBY.  
Out – low  
Hi-Z  
This pin requires external pull-  
up to V_5P0_STBY.  
nSCSI  
GRN_LED  
YLW_LED  
nHD_LED  
nSECONDARY_HD  
nPRIMARY_HD  
VCC  
VTR  
VTR  
VCC  
VCC  
VCC  
Input  
-
-
Hi-Z  
Input  
Input  
Input  
-
-
Hi-Z  
Input  
Input  
Off  
This pin is pulled up internally  
Out – low  
Out – low  
Off  
Off  
Off  
This pin is pulled up internally  
This pin is pulled up internally  
Requires external pull-up to  
nIDE_RSTDRV  
PWRGD_PS  
nPS_ON  
VCC  
VTR  
VTR  
Out – low  
Out – low  
Off  
VCC5V  
-
-
-
-
Input  
Hi-Z  
Requires external pull-up to  
V_5P0_STBY  
nCPU_PRESENT  
nSLP_S3  
nSLP_S5  
nRSMRST  
PWRGD_PLATFORM VTR  
nPCIRST_OUT  
nPCIRST_OUT2  
GP10-GP15  
GP16  
FAN_TACH1  
GP17  
FAN_TACH2  
SMB_CLK_M  
SMB_CLK_R  
SMB_DAT_M  
SMB_DAT_R  
VTR  
VTR  
VTR  
VTR  
-
-
-
-
-
-
-
-
Input  
Input  
Input  
Out – low  
Out – low  
Out – low  
Out – low  
Input  
Input  
Hi-Z  
Input  
Hi-Z  
Hi-Z  
Hi-Z  
Hi-Z  
Hi-Z  
This pin is pulled up internally  
-
-
VTR  
VTR  
VTR  
Out – low  
Out – low  
-
-
Hi-Z  
-
Hi-Z  
Hi-Z  
-
Hi-Z  
-
Out – low  
Out – low  
-
-
Hi-Z  
-
Hi-Z  
Hi-Z  
-
Hi-Z  
-
The GPIO and FAN_TACH  
functions are multiplexed on  
the same pin with GPIO as the  
default function.  
VTR  
VTR  
VTR  
VTR  
VTR  
VTR  
VTR  
DDCSDA_5V  
Hi-Z  
Hi-Z  
Hi-Z  
The DDC and GPIO functions  
SMSC LPC47M182  
27  
Revision 1.8 SMSC/Non-SMSC Register Sets (02-24-05)  
DATASHEET  
 复制成功!