欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN9210 参数 Datasheet PDF下载

LAN9210图片预览
型号: LAN9210
PDF下载: 下载PDF文件 查看货源
内容描述: 外形小巧单芯片以太网控制器与HP Auto-MDIX的 [Small Form Factor Single- Chip Ethernet Controller with HP Auto-MDIX]
分类和应用: 控制器以太网
文件页数/大小: 458 页 / 4618 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN9210的Datasheet PDF文件第241页浏览型号LAN9210的Datasheet PDF文件第242页浏览型号LAN9210的Datasheet PDF文件第243页浏览型号LAN9210的Datasheet PDF文件第244页浏览型号LAN9210的Datasheet PDF文件第246页浏览型号LAN9210的Datasheet PDF文件第247页浏览型号LAN9210的Datasheet PDF文件第248页浏览型号LAN9210的Datasheet PDF文件第249页  
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface  
Datasheet  
14.2.8  
Virtual PHY  
This section details the Virtual PHY System CSR’s. These registers provide status and control  
information similar to that of a real PHY while maintaining IEEE 802.3 compatibility. The Virtual PHY  
registers are addressable via the memory map, as described in Table 14.1, as well as serially via the  
MII management protocol (IEEE 802.3 clause 22). When accessed serially, these registers are  
accessed indirectly through the Host MAC MII Access Register (HMAC_MII_ACC) and Host MAC MII  
Data Register (HMAC_MII_DATA) via the MII serial management protocol specified in IEEE 802.3  
clause 22. When being accessed serially, the Virtual PHY will respond when the PHY address equals  
the address assigned by the phy_addr_sel_strap configuration strap, as defined in Section 7.1.1, "PHY  
Addressing," on page 82. A list of all Virtual PHY register indexes for serial access can be seen in  
Table 14.4. For more information on the Virtual PHY access modes, refer to section Section 14.4. For  
Virtual PHY functionality and operation information, see Section 7.3, "Virtual PHY," on page 96.  
Note: All Virtual PHY registers follow the IEEE 802.3 (clause 22.2.4) specified MII management  
register set. All functionality and bit definitions comply with these standards. The IEEE 802.3  
specified register index (in decimal) is included under the LAN9312 memory mapped offset of  
each Virtual PHY register as a reference. For additional information, refer to the IEEE 802.3  
Specification.  
Note: When serially accessed, the Virtual PHY registers are only 16-bits wide, as is standard for MII  
management of PHY’s.  
Table 14.4 Virtual PHY MII Serially Adressable Register Index  
INDEX #  
SYMBOL  
REGISTER NAME  
0
1
2
3
4
VPHY_BASIC_CTRL  
VPHY_BASIC_STATUS  
VPHY_ID_MSB  
Virtual PHY Basic Control Register, Section 14.2.8.1  
Virtual PHY Basic Status Register, Section 14.2.8.2  
Virtual PHY Identification MSB Register, Section 14.2.8.3  
Virtual PHY Identification LSB Register, Section 14.2.8.4  
VPHY_ID_LSB  
VPHY_AN_ADV  
Virtual PHY Auto-Negotiation Advertisement Register,  
Section 14.2.8.5  
VPHY_AN_LP_BASE_ABILITY  
5
6
Virtual PHY Auto-Negotiation Link Partner Base Page Ability  
Register, Section 14.2.8.6  
VPHY_AN_EXP  
Virtual PHY Auto-Negotiation Expansion Register,  
Section 14.2.8.7  
VPHY_SPEC_CTRL_STATUS  
31  
Virtual PHY Special Control/Status Register, Section 14.2.8.8  
SMSC LAN9312  
245  
Revision 1.2 (04-08-08)  
DATASHEET  
 复制成功!