欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN8700C-AEZG 参数 Datasheet PDF下载

LAN8700C-AEZG图片预览
型号: LAN8700C-AEZG
PDF下载: 下载PDF文件 查看货源
内容描述: [LAN Controller, 4 Channel(s), 12.5MBps, CMOS, 6 X 6 MM, 0.90 MM HEIGHT, ROHS COMPLIANT, QFN-36]
分类和应用: 通信时钟局域网数据传输外围集成电路
文件页数/大小: 83 页 / 687 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN8700C-AEZG的Datasheet PDF文件第75页浏览型号LAN8700C-AEZG的Datasheet PDF文件第76页浏览型号LAN8700C-AEZG的Datasheet PDF文件第77页浏览型号LAN8700C-AEZG的Datasheet PDF文件第78页浏览型号LAN8700C-AEZG的Datasheet PDF文件第79页浏览型号LAN8700C-AEZG的Datasheet PDF文件第80页浏览型号LAN8700C-AEZG的Datasheet PDF文件第82页浏览型号LAN8700C-AEZG的Datasheet PDF文件第83页  
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support and flexPWR® Technology in a Small Footprint  
Datasheet  
Chapter 10 Datasheet Revision History  
Table 10.1 Customer Revision History  
REVISION LEVEL  
& DATE  
SECTION/FIGURE/ENTRY  
CORRECTION  
Rev. 2.3  
(04-12-11)  
Section 6.5, "Reset Timing," on  
page 66  
Corrected T11.4 minimum value to 3ns.  
Corrected T11.3 to 2ns.  
Table 5.39, “Register 18 - Special  
Modes,” on page 46  
„
Updated MIIMODE bit description and added  
note: “When writing to this register, the default  
value of this bit must always be written back.”  
„
Added note regarding default MIIMODE value.  
Section 4.6.3, "MII vs. RMII  
Configuration," on page 28  
Updated section to remove information about  
register control of the MII/RMII mode.  
Section 5.4.8.2, "Far Loopback," on  
page 55  
Updated section to remove information about  
register control of the MII/RMII mode.  
Rev. 2.2  
Table 6.1, "SMI Timing Values"  
Updated T1.2 maximum to 300ns.  
(12-04-09)  
Rev. 2.1  
(03-06-09)  
Section 5.4.6  
Removed reference to internal POR system.  
Added note the nRST should be low until VDDIO  
and VDD_CORE are stable. Added Figure.  
Table 5.34  
Corrected bit value for Asymmetric and Symmetric  
PAUSE.  
Section 6.3  
Section 5.4.8  
Section 4.6.3  
Section 6.6  
Improved timing values.  
Enhanced this section.  
Added information about register bit 18.14.  
Added section on clock, with crystal specification  
table.  
Figure 1.1  
Section 4.11  
Table 5.45  
Table 5.28  
Removed GPIO from the LED block.  
Removed reference to GP01 pin in third paragraph.  
Renamed Bits 7-9 as Reserved.  
Renamed Bits 7-9 as Reserved.  
Rev. 2.0  
(07-15-08)  
Chapter 9, Package Outline, Tape  
and Reel  
Tape and reel drawings and ordering info added.  
Rev. 1.9  
(03-18-08)  
Figure 6.7, "100M RMII Transmit  
Timing Diagram"  
Replaced figure.  
Rev. 1.9  
(03-18-08)  
Table 6.5, "10M MII Transmit Timing  
Values"  
Removed the text “T5.2” in the “Parameter”  
column.  
Rev. 1.9  
(03-18-08)  
Figure 6.5, "10M MII Transmit Timing  
Diagrams"  
Replaced figure.  
Rev. 1.9  
(03-18-08)  
Table 6.3, "100M MII Transmit  
Timing Values"  
Removed the text “T3.2” in the “Parameter”  
column.  
SMSC LAN8700/LAN8700i  
Revision 2.3 (04-12-11)  
DATA8S1HEET