Table 52 - GPI/O Configuration Register Bits [3:0]
ALT FUNC
BIT 3
INT EN
BIT 2
POLARITY
BIT 1
I/O
BIT 0
0=DISABLE 0=DISABLE
0=NO INVERT
1=INVERT
1=INPUT
0=OUTPUT
GPI/O PORT
OPERATION
1=SELECT
1=ENABLE
1
1
0
1
Alternate Function Output-type
Alternate output function not
valid, GPI/O pin acts as a simple
non-inverting input steered to GP
IRQ.
Alternate Function Input-type
Non-inverting input to alternate
input function also steered to the
GP IRQ.
1
1
1
1
1
1
0
1
Alternate Function Output-type
Alternate output function with
inverted sense steered to GP IRQ
Alternate Function Input-type
Alternate function not valid,
GPI/O pin acts as a simple
inverting output steered to GP
IRQ.
Alternate Function Output-type
Alternate output function not
valid, GPI/O pin acts as a simple
inverting input steered to GP
IRQ.
Alternate Function Input-type
Inverting input to alternate input
function also steered to the GP
IRQ.
The alternate function of GP10 and GP11 allows
these GPI/O port pins to be mapped to their own
configuration registers is used to select the
active interrupt channel for each of these ports
as shown in the Configuration section of this
specification.
independent interrupt channels.
nibble of the GP10 and
The upper
GP11 GPI/O
127
SMSC [ SMSC CORPORATION ]
