欢迎访问ic37.com |
会员登录 免费注册
发布采购

SII3114CTU 参数 Datasheet PDF下载

SII3114CTU图片预览
型号: SII3114CTU
PDF下载: 下载PDF文件 查看货源
内容描述: PCI串行ATA控制器 [PCI to Serial ATA Controller]
分类和应用: 外围集成电路控制器PC时钟
文件页数/大小: 127 页 / 559 K
品牌: SILICONIMAGE [ Silicon image ]
 浏览型号SII3114CTU的Datasheet PDF文件第38页浏览型号SII3114CTU的Datasheet PDF文件第39页浏览型号SII3114CTU的Datasheet PDF文件第40页浏览型号SII3114CTU的Datasheet PDF文件第41页浏览型号SII3114CTU的Datasheet PDF文件第43页浏览型号SII3114CTU的Datasheet PDF文件第44页浏览型号SII3114CTU的Datasheet PDF文件第45页浏览型号SII3114CTU的Datasheet PDF文件第46页  
SiI3114 PCI to Serial ATA Controller  
Data Sheet  
Silicon Image, Inc.  
Power Management Control + Status  
Address Offset: 64H  
Access Type: Read/Write  
Reset Value: 0x6400_4000  
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00  
PPM Data  
Reserved  
PPM Data Sel  
Reserved  
This register defines the power management capabilities associated with the PCI bus. The register bits are  
defined below.  
Bit [31:24]: PPM Data (R) – PCI Power Management Data. This bit field is hardwired to 0x64.  
Bit [23:16]: Reserved (R). This bit field is reserved and returns zeros on a read.  
Bit [15]: PME Status (R) – PME Status. This bit is hardwired to 0. The SiI3114 does not support PME.  
Bit [14:13]: PPM Data Scale (R) – PCI Power Management Data Scale. This bit field is hardwired to 10B to  
indicate a scaling factor of 10 mW.  
Bit [12:09]: PPM Data Sel (R/W) – PCI Power Management Data Select. This bit field is set by the system  
to indicate which data field is to be reported through the PPM Data bits (although current implementation  
hardwires the PPM Data to indicate 1 Watt).  
Bit [08]: PME Ena (R) – PME Enable. This bit is hardwired to 0. The SiI3114 does not support PME.  
Bit [07:02]: Reserved (R). This bit field is reserved and returns zeros on a read.  
Bit [01:00]: PPM Power State (R/W) – PCI Power Management Power State. This bit field is set by the  
system to dictate the current Power State: 00 = D0 (Normal Operation), 01 = D1, 10 = D2, and 11 = D3  
(Hot).  
PCI Bus Master – Channel 0/2  
Address Offset: 70H  
Access Type: Read/Write  
Reset Value: 0x0000_0000  
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00  
Reserved  
Reserved  
Reserved  
This register defines the PCI bus master register for Channel 0/2 in the SiI3114. The register bits are also  
mapped to Base Address 4, Offset 00H, Base Address 5, Offset 00H, and Base Address 5, Offset 10H (Note that  
these registers are, however, not identical). See “PCI Bus Master – Channel X” section on page 53 for bit  
definitions.  
SiI-DS-0103-D  
34  
© 2007 Silicon Image, Inc.  
 复制成功!