SiI
1151 PanelLink Receiver
Data Sheet
General AC Specifications
Table 2. General AC Specifications
Symbol
T
DPS
T
CCS
T
IJIT
R
CIP
F
CIP
R
CIP
F
CIP
T
DUTY
T
PDL
T
HSC
T
FSC
T
CLKPD
T
CLKPU
T
ST
T
I2CDVD
T
CTLW
T
RESET
Parameter
Intra-Pair (+ to -) Differential Input Skew
Channel to Channel Differential Input Skew
Worst Case Differential Input Clock Jitter
tolerance
ODCK Cycle Time (one pixel per clock)
ODCK Frequency (one pixel per clock)
ODCK Cycle Time (two pixels per clock)
ODCK Frequency (two pixels per clock)
Output Clock Duty Cycle
Delay PD# / PDO# Low to high-Z outputs
Link disabled (DE inactive) to SCDT low
Link enabled (DE active) to SCDT high
Delay from RXC+ Inactive to high-Z outputs
Delay from RXC+ active to data active
ODCK high to even data output
SDA Data Valid Delay from SCL high to low
transition
Control Pulse Width
PD# Signal Low Time required for a valid I
2
C
reset
Conditions
112MHz
112MHz
65 MHz
112 MHz
one pixel per
clock
two pixels per
clock
Min
Typ
Max
355
7
465
270
40
112
80
56
60%
10
50
10
10
100
Units
ps
ns
ps
ps
ns
MHz
ns
MHz
ns
ms
DE edges
µs
µs
R
CIP
ns
R
CIP
µs
Notes
1
1
2,3
1
1
1
1
7
1
1
1
8
25
17
12.5
40%
4
0.25
C
L
= 400pf
2
10
700
1
5
6
1
Notes
1.
2.
3.
4.
5.
6.
7.
Guaranteed by design.
Jitter defined per DVI 1.0 Specification, Section 4.6 – Jitter Specification.
Jitter measured with Clock Recovery Unit per DVI 1.0 Specification, Section 4.7 – Electrical Measurement
Procedures.
Measured with transmitter powered down.
2
All Standard Mode I C (100kHz and 400kHz) timing requirements are guaranteed by design.
Control pulses include HSYNC, VSYNC, CTL1, CTL2 and CTL3. Pulses narrower than this minimum width
specification are filtered out in the receiver and will not be seen at the output pins.
ODCK duty cycle is independent of the differential input clock duty cycle and the transmitter IDCK duty cycle.
DC and AC parameters specific to the operating mode of the
SiI
1151 are listed on the following pages.
The output pin timing specifications are dependent on the selection of output drive capability. Specifications are
listed for two modes:
SiI
151B mode, which requires no I
2
C initialization; and
SiI
1151 mode, which allows for
optimization of input data recovery and output drive using I
2
C programming. Designers should choose the mode
most suited to their board-level requirements.
5
SiI-DS-0023-C
SILICONIMAGE [ Silicon image ]
