C8051F360/1/2/3/4/5/6/7/8/9
Table 18.3. Sources for Hardware Changes to SMB0CN
Bit
Set by Hardware When:
• A START is generated.
Cleared by Hardware When:
• A STOP is generated.
• Arbitration is lost.
MASTER
• A START is detected.
• Arbitration is lost.
• SMB0DAT is not written before the
start of an SMBus frame.
• START is generated.
• SMB0DAT is written before the start of an
SMBus frame.
TXMODE
• A START followed by an address byte is
received.
• A STOP is detected while addressed as a
slave.
• Arbitration is lost due to a detected STOP.
• A byte has been received and an ACK
response value is needed.
STA
STO
• Must be cleared by software.
• A pending STOP is generated.
• After each ACK cycle.
ACKRQ
• A repeated START is detected as a MASTER
when STA is low (unwanted repeated START).
• SCL is sensed low while attempting to gener-
ate a STOP or repeated START condition.
• SDA is sensed low while transmitting a ‘1’
(excluding ACK bits).
ARBLOST
ACK
• Each time SI is cleared.
• The incoming ACK value is low
(ACKNOWLEDGE).
• The incoming ACK value is high (NOT
ACKNOWLEDGE).
• A START has been generated.
• Lost arbitration.
• A byte has been transmitted and an
ACK/NACK received.
• A byte has been received.
SI
• Must be cleared by software.
• A START or repeated START followed by a
slave address + R/W has been received.
• A STOP has been received.
Rev. 1.0
211
SILICON [ SILICON ]
