欢迎访问ic37.com |
会员登录 免费注册
发布采购

LC89057W-VF4A-E 参数 Datasheet PDF下载

LC89057W-VF4A-E图片预览
型号: LC89057W-VF4A-E
PDF下载: 下载PDF文件 查看货源
内容描述: 数字音频接口收发器 [Digital Audio Interface Transceiver]
分类和应用:
文件页数/大小: 59 页 / 329 K
品牌: SANYO [ SANYO SEMICON DEVICE ]
 浏览型号LC89057W-VF4A-E的Datasheet PDF文件第28页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第29页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第30页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第31页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第33页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第34页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第35页浏览型号LC89057W-VF4A-E的Datasheet PDF文件第36页  
LC89057W-VF4A-E  
11. Description of Modulation Function and General-Purpose I/Os  
11.1 How to Use Modulation Function  
11.1.1 Initial setting  
The modulation function and general-purpose I/O port function cannot be used simultaneously because they share the  
______  
same pins. To select the modulation function, pull down INT with a 10kΩ resistor. For further information about the  
setting, see Chapter 9.  
In the initial setting, the modulation function is stopped. To apply the modulation function, set it with TXOPR.  
11.1.2 Data output (TMCK, TBCK, TLRCK, TDATA, TXO)  
Output bi-phase modulated data from TXO by inputting 256fs or 128fs clock into TMCK, 64fs clock into TBCK, fs  
clock into TLRCK, audio data into TDATA.  
Set TCKSEL for clock frequency to input into TMCK. However, the falling edge of TBCK is in synchronization with  
the rising edge for TMCK when the TMCK is set at 256fs. Also, the falling edge of TMCK is in synchronization with  
the falling edge of TBCK when TMCK is set at 128fs.  
The polarity of the TLRCK clock is set with TXLRP.  
Input data can be modulated in the sampling range of 32kHz to 192kHz, in the transfer rate of 4MHz to 25MHz, and  
up to 24-bit data.  
2
The initial value for the input data format is set in I S. Switching to MSB-first right-adjusted input is set with TXDFS.  
For the channel status, the first 48 bits of data can be written with the microcontroller interface.  
TXO is fixed to "L" by setting TXOPR to stop or TXMUT.  
R-ch  
L-ch  
TLRCK (I)  
TBCK (I)  
MSB  
LSB  
MSB  
LSB  
TDATA (I)  
max. 24bit  
max. 24bit  
(0): I2S data output  
L-ch  
R-ch  
TLRCK (I)  
TBCK (I)  
TDATA (I)  
MSB  
LSB  
MSB  
LSB  
MSB  
max. 24bit  
max. 24bit  
(1): MSB-first front-loading data output  
Figure 11.1 Data Input Timing  
No.7202-32/59  
 复制成功!