欢迎访问ic37.com |
会员登录 免费注册
发布采购

K9XXG16UXM-Y 参数 Datasheet PDF下载

K9XXG16UXM-Y图片预览
型号: K9XXG16UXM-Y
PDF下载: 下载PDF文件 查看货源
内容描述: 256M ×8位/ 128M x 16位NAND闪存 [256M x 8 Bit / 128M x 16 Bit NAND Flash Memory]
分类和应用: 闪存
文件页数/大小: 39 页 / 679 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号K9XXG16UXM-Y的Datasheet PDF文件第31页浏览型号K9XXG16UXM-Y的Datasheet PDF文件第32页浏览型号K9XXG16UXM-Y的Datasheet PDF文件第33页浏览型号K9XXG16UXM-Y的Datasheet PDF文件第34页浏览型号K9XXG16UXM-Y的Datasheet PDF文件第35页浏览型号K9XXG16UXM-Y的Datasheet PDF文件第37页浏览型号K9XXG16UXM-Y的Datasheet PDF文件第38页浏览型号K9XXG16UXM-Y的Datasheet PDF文件第39页  
K9W4G08U1M  
K9K2G08Q0M  
K9K2G08U0M  
K9W4G16U1M  
K9K2G16Q0M  
K9K2G16U0M  
FLASH MEMORY  
Read ID  
The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of  
00h. Five read cycles sequentially output the manufacturer code(ECh), and the device code and XXh, 4th cycle ID, 44h respectively.  
The command register remains in Read ID mode until further commands are issued to it. Figure 14 shows the operation sequence.  
Figure 14. Read ID Operation  
tCLR  
CLE  
CE  
tCEA  
WE  
ALE  
RE  
tAR1  
tWHR  
Device  
Code*  
tREA  
I/OX  
90h  
00h  
Address. 1cycle  
ECh  
XXh  
4th Cyc.*  
Maker code  
Device code  
Device  
Device Code*(2nd Cycle)  
4th Cycle*  
K9K2G08Q0M  
K9K2G08U0M  
K9K2G16Q0M  
K9K2G16U0M  
K9W4G08U1M  
K9W4G16U1M  
AAh  
DAh  
BAh  
CAh  
15h  
15h  
55h  
55h  
Same as each K9K2G08U0M in it  
Same as each K9K2G16U0M in it  
RESET  
The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random  
read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no  
longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and  
the Status Register is cleared to value C0h when WP is high. Refer to table 3 for device status after reset operation. If the device is  
already in reset state a new reset command will be accepted by the command register. The R/B pin transitions to low for tRST after  
the Reset command is written. Refer to Figure 15 below.  
Figure 15. RESET Operation  
tRST  
R/B  
I/OX  
FFh  
Table3. Device Status  
After Power-up  
After Reset  
PRE status  
High  
First page data access is ready  
Low  
Waiting for next command  
Operation Mode  
00h command is latched  
36  
 复制成功!