欢迎访问ic37.com |
会员登录 免费注册
发布采购

R5F562N8BDFB 参数 Datasheet PDF下载

R5F562N8BDFB图片预览
型号: R5F562N8BDFB
PDF下载: 下载PDF文件 查看货源
内容描述: 100 MHz的32位MCU的RX与FPU , 165 DMIPS ,高达512 KB的闪存,以太网, USB 2.0 [100 MHz 32-bit RX MCU with FPU, 165 DMIPS, up to 512-Kbyte Flash, Ethernet, USB 2.0]
分类和应用: 闪存以太网
文件页数/大小: 146 页 / 1021 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号R5F562N8BDFB的Datasheet PDF文件第77页浏览型号R5F562N8BDFB的Datasheet PDF文件第78页浏览型号R5F562N8BDFB的Datasheet PDF文件第79页浏览型号R5F562N8BDFB的Datasheet PDF文件第80页浏览型号R5F562N8BDFB的Datasheet PDF文件第82页浏览型号R5F562N8BDFB的Datasheet PDF文件第83页浏览型号R5F562N8BDFB的Datasheet PDF文件第84页浏览型号R5F562N8BDFB的Datasheet PDF文件第85页  
RX62N Group, RX621 Group  
4. I/O Registers  
Table 4.1  
List of I/O Registers (Address Order) (30 / 35)  
Module  
Register  
Number Access  
Number of  
Address  
Abbreviation Register Name  
Abbreviation of Bits  
Size  
Access Cycles  
000A 0054h  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB0  
USB request type register  
USBREQ  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
at least 9  
PCLK*9  
000A 0056h  
000A 0058h  
000A 005Ah  
000A 005Ch  
000A 005Eh  
000A 0060h  
000A 0064h  
000A 0068h  
000A 006Ch  
000A 006Eh  
000A 0070h  
000A 0072h  
000A 0074h  
000A 0076h  
000A 0078h  
000A 007Ah  
000A 007Ch  
000A 007Eh  
000A 0080h  
000A 0090h  
000A 0092h  
000A 0094h  
000A 0096h  
000A 0098h  
000A 009Ah  
USB request value register  
USB request index register  
USB request length register  
DCP configuration register  
DCP maximum packet size register  
DCP control register  
USBVAL  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
at least 9  
PCLK*9  
USBINDX  
USBLENG  
DCPCFG  
at least 9  
PCLK*9  
at least 9  
PCLK*9  
at least 9  
PCLK*9  
DCPMAXP  
DCPCTR  
at least 9  
PCLK*9  
at least 9  
PCLK*9  
Pipe window select register  
Pipe configuration register  
Pipe maximum packet size register  
Pipe cycle control register  
Pipe 1 control register  
PIPESEL  
at least 9  
PCLK*9  
PIPECFG  
PIPEMAXP  
PIPEPERI  
PIPE1CTR  
PIPE2CTR  
PIPE3CTR  
PIPE4CTR  
PIPE5CTR  
PIPE6CTR  
PIPE7CTR  
PIPE8CTR  
PIPE9CTR  
PIPE1TRE  
PIPE1TRN  
PIPE2TRE  
PIPE2TRN  
PIPE3TRE  
PIPE3TRN  
at least 9  
PCLK*9  
at least 9  
PCLK*9  
at least 9  
PCLK*9  
at least 9  
PCLK*9  
Pipe 2 control register  
at least 9  
PCLK*9  
Pipe 3 control register  
at least 9  
PCLK*9  
Pipe 4 control register  
at least 9  
PCLK*9  
Pipe 5 control register  
at least 9  
PCLK*9  
Pipe 6 control register  
at least 9  
PCLK*9  
Pipe 7 control register  
at least 9  
PCLK*9  
Pipe 8 control register  
at least 9  
PCLK*9  
Pipe 9 control register  
at least 9  
PCLK*9  
Pipe 1 transaction counter enable  
register  
at least 9  
PCLK*9  
Pipe 1 transaction counter register  
at least 9  
PCLK*9  
Pipe 2 transaction counter enable  
register  
at least 9  
PCLK*9  
Pipe 2 transaction counter register  
at least 9  
PCLK*9  
Pipe 3 transaction counter enable  
register  
at least 9  
PCLK*9  
Pipe 3 transaction counter register  
at least 9  
PCLK*9  
R01DS0052EJ0110 Rev.1.10  
Feb 10, 2011  
Page 81 of 146  
 复制成功!