欢迎访问ic37.com |
会员登录 免费注册
发布采购

M66291GP 参数 Datasheet PDF下载

M66291GP图片预览
型号: M66291GP
PDF下载: 下载PDF文件 查看货源
内容描述: ASSP ( USB2.0设备控制器) [ASSP (USB2.0 Device Controller)]
分类和应用: 总线控制器微控制器和处理器外围集成电路数据传输时钟
文件页数/大小: 126 页 / 893 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M66291GP的Datasheet PDF文件第3页浏览型号M66291GP的Datasheet PDF文件第4页浏览型号M66291GP的Datasheet PDF文件第5页浏览型号M66291GP的Datasheet PDF文件第6页浏览型号M66291GP的Datasheet PDF文件第8页浏览型号M66291GP的Datasheet PDF文件第9页浏览型号M66291GP的Datasheet PDF文件第10页浏览型号M66291GP的Datasheet PDF文件第11页  
M66291GP/HP
1.3 Pin Functions
Item
Pin name
Input/
Output
Bus
interface
D14/P6~
D8/P0
D7~D0
Input/
Output
Input/
Output
Data Bus
This is a data bus to access the register from the system bus.
Data Bus / Port Signal
P6 to P0 are used as port signals when selected to 8-bit bus interface.
D14 to D8 are used as data signals when selected to 16-bit bus interface.
D15/A0
Input/
Output
D15 Signal / A0 Signal
A0 (LSB) is used as an address signal when selected to 8-bit bus interface.
D15 (MSB) is used as an data signal when selected to 16-bit bus interface.
A6~A1
Input
Address Bus
This is an address bus to access the register from the system bus.
*CS
Input
Chip Select
"L" level enables communication with the M66291.
*LWR
Input
Low-write Strobe
The lower data (D7 to D0) is written to the register at “L” level.
*HWR/*BYTE Input
High-write Strobe / Bus Width Select
With the reset signal set to “H” level, the 8-bit bus interface is selected if this
pin is at “L” level. Further, if this pin is at “H” level, the 16-bit bus interface is
selected. When the 16-bit bus interface is selected, the upper data (D15 to
D8) is written to the register at “L” level.
Fix to “L” level when set to 8-bit bus interface.
*RD
Input
Read Strobe
Data are read from registers at "L" level
Interrupt
interface
*INT0
(Note 1)
*INT1/*SOF
(Note 1)
Output
Output
Interrupt 0
Interrupts are requested to the system at "L" level.
Interrupt 1 / SOF Output
This pin is used as an interrupt 1 or as a SOF output pin to transmit USB SOF
signal according to register setting.
DMA
interface
*Dreq0
(Note 1)
*Dack0
(Note 1)
*Dreq1
(Note 1)
Output
Input
Output
DMA Request 0
This pin is used to request DMA transfer to endpoint FIFO for DMA channel 0.
DMA Acknowledge 0
This pin enables access of FIFO by DMA transfer for DMA channel 0.
DMA Request 1
This pin is used to request DMA transfer to endpoint FIFO for DMA channel 1.
1
1
1
1
1
1
1
1
1
6
1
7
Function
Pin
Count
8
Rev1.01
2004.11.01
page 7 of 122