欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37754S4CGP 参数 Datasheet PDF下载

M37754S4CGP图片预览
型号: M37754S4CGP
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片16位CMOS微机 [SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER]
分类和应用: 微控制器和处理器外围集成电路计算机时钟
文件页数/大小: 115 页 / 1558 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37754S4CGP的Datasheet PDF文件第53页浏览型号M37754S4CGP的Datasheet PDF文件第54页浏览型号M37754S4CGP的Datasheet PDF文件第55页浏览型号M37754S4CGP的Datasheet PDF文件第56页浏览型号M37754S4CGP的Datasheet PDF文件第58页浏览型号M37754S4CGP的Datasheet PDF文件第59页浏览型号M37754S4CGP的Datasheet PDF文件第60页浏览型号M37754S4CGP的Datasheet PDF文件第61页  
MITSUBISHI MICROCOMPUTERS  
M37754M8C-XXXGP, M37754M8C-XXXHP  
M37754S4CGP, M37754S4CHP  
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER  
A-D CONVERTER  
The A-D converter is a 10-bit successive approximation converter.  
The use of A-D converter or the use of comparator can be selected  
for each A-D input pin. The contents of the comparator function se-  
lect register specify it.  
Figure 68 shows a block diagram of the A-D converter.  
V
REF connection  
select bit  
V
REF  
Vref  
Ladder network  
AVSS  
Comparator function select register  
(0: A-D converter, 1: Comparator)  
A-D control register 1  
(Address 1F16  
)
(Address 6416  
)
A-D control register 0  
(Address 1E16  
)
Selector  
1
Control circuit  
Selector  
Successive approximation  
register  
Comparator result registe
(Address 6616  
)
Address  
Address  
A-D register 0 (2116  
A-D register 1 (2316  
A-D register 2 (2516  
A-D register 3 (2716  
A-D register 4 (2916  
)
)
)
)
)
A-D register 0 (2016  
A-D register 1 (2216  
A-D register 2 (2
A-D register 3
A-D regis
)
)
Compa-  
rator  
Decoder  
A-D register 5 (2B16  
)
A-D re
A-D register 6 (2D16  
)
A-6  
)
A-D register 7 (2F16  
)
2E16  
)
Data bus (odd)  
Data bus (even)  
AN0  
AN1  
AN2  
AN3  
AN4  
AN5  
AN6  
AN7/ADTRG  
Selector  
A-D conversion speed selection  
φ1  
Frequency select  
flag 0, 1  
0
1
Pf  
Pf  
2
4
0
f(XIN  
)
1/2  
φ1  
φAD  
1/2  
Pf  
2
1/2  
Pf  
8
1
Clock source for peripheral  
devices select bit  
(bit 2 of processor mode register 1)  
Clock source select bit  
(bit 6 of processor mode register 1)  
1/2  
Fig. 68 A-D converter block diagram  
56  
 复制成功!