MITSUBISHI MICROCOMPUTERS
M37270MF-XXXSP
M37270EF-XXXSP, M37270EFSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
When the first-byte address data matches the slave address, the
➅ •When all transmitted addresses are “0” (general call)
2
2
AAS bit of the I C status register (address 00F816) is set to “1.” After
AD0 of the I C status register (address 00F816) is set to “1” and
2
the second-byte address data is stored into the I C data shift register
an interrupt request signal occurs.
(address 00F616), make an address comparison between the sec-
ond-byte data and the slave address by software. When the address
data of the 2nd byte matches the slave address, set the RBW bit of
•When the transmitted addresses match the address set in ➀
2
AAS of the I C status register (address 00F816) is set to “1” and
an interrupt request signal occurs.
•In the cases other than the above
2
the I C address register (address 00F716) to “1” by software. This
2
processing can match the 7-bit slave address and R/W data, which
are received after a RESTART condition is detected, with the value
AD0 and AAS of the I C status register (address 00F816) are
set to “0” and no interrupt request signal occurs.
2
2
of the I C address register (address 00F716). For the data transmis-
➆ Set dummy data in the I C data shift register (address 00F616).
sion format when the 10-bit addressing format is selected, refer to
Figure 46, (3) and (4).
➇ When receiving control data of more than 1 byte, repeat step ➆.
➈ When a STOP condition is detected, the communication ends.
(10) Example of Master Transmission
An example of master transmission in the standard clock mode, at
the SCL frequency of 100 kHz and in the ACK return mode is shown
below.
2
➀ Set a slave address in the high-order 7 bits of the I C address
register (address 00F716) and “0” in the RBW bit.
➁ Set the ACK return mode and SCL = 100 kHz by setting “8516” in
2
the I C clock control register (address 00FA16).
2
➂ Set “1016” in the I C status register (address 00F816) and hold
the SCL at the “H” level.
2
➃ Set a communication enable status by setting “4816” in the I C
control register (address 00F916).
➄ Set the address data of the destination of transmission in the high-
2
order 7 bits of the I C data shift register (address 00F616) and set
“0” in the least significant bit.
2
➅ Set “F016” in the I C status register (address 00F816) to generate
a START condition. At this time, an SCL for 1 byte and an ACK
clock automatically occurs.
2
➆ Set transmit data in the I C data shift register (address 00F616).
At this time, an SCL and an ACK clock automatically occurs.
➇ When transmitting control data of more than 1 byte, repeat step
➆.
2
➈ Set “D016” in the I C status register (address 00F816). After this,
if ACK is not returned or transmission ends, a STOP condition
occurs.
(11) Example of Slave Reception
An example of slave reception in the high-speed clock mode, at the
SCL frequency of 400 kHz, in the ACK non-return mode and using
the addressing format is shown below.
2
➀ Set a slave address in the high-order 7 bits of the I C address
register (address 00F716) and “0” in the RBW bit.
➁ Set the no ACK clock mode and SCL = 400 kHz by setting “2516”
2
in the I C clock control register (address 00FA16).
2
➂ Set “1016” in the I C status register (address 00F816) and hold
the SCL at the “H” level.
2
➃ Set a communication enable status by setting “4816” in the I C
control register (address 00F916).
➄ When a START condition is received, an address comparison is
made.
43
RENESAS [ RENESAS TECHNOLOGY CORP ]
