欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37221EASP 参数 Datasheet PDF下载

M37221EASP图片预览
型号: M37221EASP
PDF下载: 下载PDF文件 查看货源
内容描述: 单片8位微机的CMOS电压合成器与屏幕上的显示控制器 [SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER]
分类和应用: 显示控制器计算机
文件页数/大小: 112 页 / 1165 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37221EASP的Datasheet PDF文件第18页浏览型号M37221EASP的Datasheet PDF文件第19页浏览型号M37221EASP的Datasheet PDF文件第20页浏览型号M37221EASP的Datasheet PDF文件第21页浏览型号M37221EASP的Datasheet PDF文件第23页浏览型号M37221EASP的Datasheet PDF文件第24页浏览型号M37221EASP的Datasheet PDF文件第25页浏览型号M37221EASP的Datasheet PDF文件第26页  
M37221M4H/M6H/M8H/MAH–XXXSP/FP M37221EASP/FP  
Interrupt Control Register 1  
b7b6 b5b4b3 b2b1b0  
Interrupt control register 1 (ICON1) [Address 00FE16  
]
B
0
Name  
Functions  
R W  
R W  
After reset  
0
Timer 1 interrupt  
enable bit (TM1E)  
0 : Interrupt disabled  
1 : Interrupt enabled  
1
2
3
4
5
6
7
R W  
R W  
R W  
R W  
R W  
R W  
R W  
Timer 2 interrupt  
enable bit (TM2E)  
0 : Interrupt disabled  
1 : Interrupt enabled  
0
0
0
0
0
0
0
Timer 3 interrupt  
enable bit (TM3E)  
0 : Interrupt disabled  
1 : Interrupt enabled  
Timer 4 interrupt  
enable bit (TM4E)  
0 : Interrupt disabled  
1 : Interrupt enabled  
OSD interrupt enable bit 0 : Interrupt disabled  
(CRTE)  
SYNC interrupt enable  
bit (VSCE)  
1 : Interrupt enabled  
V
0 : Interrupt disabled  
1 : Interrupt enabled  
Multi-master I2C-BUS interface 0 : Interrupt disabled  
interrupt enable bit (IICE)  
1 : Interrupt enabled  
0 : Interrupt disabled  
1 : Interrupt enabled  
INT3 external interrupt  
enable bit (IT3E)  
Fig. 8.3.4 Interrupt Control Register 1  
Interrupt Control Register 2  
b7b6 b5b4b3 b2b1b0  
0 0 0  
0
Interrupt control register 2 (ICON2) [Address 00FF16  
]
B
0
Name  
Functions  
After reset R W  
INT1 external interrupt  
enable bit (IT1E)  
0 : Interrupt disabled  
1 : Interrupt enabled  
0
0
0
0
0
0
R W  
R W  
R W  
INT2 external interrupt  
enable bit (IT2E)  
0 : Interrupt disabled  
1 : Interrupt enabled  
1
2
3
4
Serial I/O interrupt  
enable bit (S1E)  
0 : Interrupt disabled  
1 : Interrupt enabled  
Fix this bit to “0.”  
R
W
f(XIN)/4096 interrupt  
enable bit (MSE)  
0 : Interrupt disabled  
1 : Interrupt enabled  
R W  
R W  
5 to 7 Fix these bits to “0.”  
Fig. 8.3.5 Interrupt Control Register 2  
Rev.1.00 Oct 01, 2002 page 22 of 110  
REJ03B0134-0100Z  
 复制成功!