欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第768页浏览型号HD6417750SBP200的Datasheet PDF文件第769页浏览型号HD6417750SBP200的Datasheet PDF文件第770页浏览型号HD6417750SBP200的Datasheet PDF文件第771页浏览型号HD6417750SBP200的Datasheet PDF文件第773页浏览型号HD6417750SBP200的Datasheet PDF文件第774页浏览型号HD6417750SBP200的Datasheet PDF文件第775页浏览型号HD6417750SBP200的Datasheet PDF文件第776页  
Serial Data Transmission: As data transmission in smart card mode involves error signal  
sampling and retransmission processing, the processing procedure is different from that for the  
normal SCI. Figure 17.8 shows a sample transmission processing flowchart.  
1. Perform smart card interface mode initialization as described in Initialization above.  
2. Check that the FER/ERS error flag in SCSSR1 is cleared to 0.  
3. Repeat steps 2 and 3 until it can be confirmed that the TEND flag in SCSSR1 is set to 1.  
4. Write the transmit data to SCTDR1, clear the TDRE flag to 0, and perform the transmit  
operation. The TEND flag is cleared to 0.  
5. To continue transmitting data, go back to step 2.  
6. To end transmission, clear the TE bit to 0.  
With the above processing, interrupt handling is possible.  
If transmission ends and the TEND flag is set to 1 while the TIE bit is set to 1 and interrupt  
requests are enabled, a transmit-data-empty interrupt (TXI) request will be generated. If an error  
occurs in transmission and the ERS flag is set to 1 while the RIE bit is set to 1 and interrupt  
requests are enabled, a transmit/receive-error interrupt (ERI) request will be generated. See  
Interrupt Operation in section 17.3.6 below for details.  
Rev. 6.0, 07/02, page 720 of 986  
 复制成功!