欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第655页浏览型号HD6417750SBP200的Datasheet PDF文件第656页浏览型号HD6417750SBP200的Datasheet PDF文件第657页浏览型号HD6417750SBP200的Datasheet PDF文件第658页浏览型号HD6417750SBP200的Datasheet PDF文件第660页浏览型号HD6417750SBP200的Datasheet PDF文件第661页浏览型号HD6417750SBP200的Datasheet PDF文件第662页浏览型号HD6417750SBP200的Datasheet PDF文件第663页  
Bit 4—Framing Error (FER): Indicates that a framing error occurred during reception in  
asynchronous mode, causing abnormal termination.  
Bit 4: FER  
Description  
1
*
0
Reception in progress, or reception has ended normally  
[Clearing conditions]  
(Initial value)  
Power-on reset, manual reset, standby mode, or module standby  
When 0 is written to FER after reading FER = 1  
1
A framing error occurred during reception  
[Setting condition]  
When the SCI checks whether the stop bit at the end of the receive data is 1  
2
*
when reception ends, and the stop bit is 0  
Notes: *1 The FER flag is not affected and retains its previous state when the RE bit in SCSCR1  
is cleared to 0.  
*2 In 2-stop-bit mode, only the first stop bit is checked for a value of 1; the second stop bit  
is not checked. If a framing error occurs, the receive data is transferred to SCRDR1 but  
the RDRF flag is not set. Serial reception cannot be continued while the FER flag is set  
to 1.  
Bit 3—Parity Error (PER): Indicates that a parity error occurred during reception with parity  
addition in asynchronous mode, causing abnormal termination.  
Bit 3: PER  
Description  
1
*
0
Reception in progress, or reception has ended normally  
[Clearing conditions]  
(Initial value)  
Power-on reset, manual reset, standby mode, or module standby  
When 0 is written to PER after reading PER = 1  
2
*
1
A parity error occurred during reception  
[Setting condition]  
When, in reception, the number of 1-bits in the receive data plus the parity  
bit does not match the parity setting (even or odd) specified by the O/( bit in  
SCSMR1  
Notes: *1 The PER flag is not affected and retains its previous state when the RE bit in SCSCR1  
is cleared to 0.  
*2 If a parity error occurs, the receive data is transferred to SCRDR1 but the RDRF flag is  
not set. Serial reception cannot be continued while the PER flag is set to 1.  
Rev. 6.0, 07/02, page 607 of 986  
 复制成功!