欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第648页浏览型号HD6417750SBP200的Datasheet PDF文件第649页浏览型号HD6417750SBP200的Datasheet PDF文件第650页浏览型号HD6417750SBP200的Datasheet PDF文件第651页浏览型号HD6417750SBP200的Datasheet PDF文件第653页浏览型号HD6417750SBP200的Datasheet PDF文件第654页浏览型号HD6417750SBP200的Datasheet PDF文件第655页浏览型号HD6417750SBP200的Datasheet PDF文件第656页  
Bit 4—Parity Mode (O/(): Selects either even or odd parity for use in parity addition and  
checking. The O/( bit setting is only valid when the PE bit is set to 1, enabling parity bit addition  
and checking, in asynchronous mode. The O/( bit setting is invalid in synchronous mode, and  
when parity addition and checking is disabled in asynchronous mode.  
Bit 4: O/(  
0
Description  
1
*
Even parity  
(Initial value)  
2
*
1
Odd parity  
Notes: *1 When even parity is set, parity bit addition is performed in transmission so that the total  
number of 1-bits in the transmit character plus the parity bit is even. In reception, a  
check is performed to see if the total number of 1-bits in the receive character plus the  
parity bit is even.  
*2 When odd parity is set, parity bit addition is performed in transmission so that the total  
number of 1-bits in the transmit character plus the parity bit is odd. In reception, a check  
is performed to see if the total number of 1-bits in the receive character plus the parity  
bit is odd.  
Bit 3—Stop Bit Length (STOP): Selects 1 or 2 bits as the stop bit length in asynchronous mode.  
The STOP bit setting is only valid in asynchronous mode. If synchronous mode is set, the STOP  
bit setting is invalid since stop bits are not added.  
Bit 3: STOP  
Description  
1
*
0
1
1 stop bit  
(Initial value)  
2
*
2 stop bits  
Notes: *1 In transmission, a single 1-bit (stop bit) is added to the end of a transmit character  
before it is sent.  
*2 In transmission, two 1-bits (stop bits) are added to the end of a transmit character  
before it is sent.  
In reception, only the first stop bit is checked, regardless of the STOP bit setting. If the second  
stop bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next transmit  
character.  
Rev. 6.0, 07/02, page 600 of 986  
 复制成功!