欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第634页浏览型号HD6417750SBP200的Datasheet PDF文件第635页浏览型号HD6417750SBP200的Datasheet PDF文件第636页浏览型号HD6417750SBP200的Datasheet PDF文件第637页浏览型号HD6417750SBP200的Datasheet PDF文件第639页浏览型号HD6417750SBP200的Datasheet PDF文件第640页浏览型号HD6417750SBP200的Datasheet PDF文件第641页浏览型号HD6417750SBP200的Datasheet PDF文件第642页  
14.8  
Operation (SH7750R)  
Operation specific to the SH7750R is described here. For details of operation, see section 14.3,  
Operation.  
14.8.1 Channel Specification for a Normal DMA Transfer  
In normal DMA transfer mode, the DMAC always operates with eight channels, and external  
requests are only accepted on channel 0 ('5(4) and channel 1 ('5(44).  
After setting the registers of the channels in use, including CHCR, SAR, DAR, and DMATCR,  
DMA transfer is started on receiving a DMA transfer request in the transfer-enabled state (DE = 1,  
DME = 1, TE = 0, NMIF = 0, AE = 0), in the order of predetermined priority. The transfer ends  
when the transfer-end condition is satisfied. There are three modes for transfer requests: auto-  
request, external request, and on-chip peripheral module request. The addressing modes for DMA  
transfer are the single-address mode and the dual-address mode. Bus mode is selectable between  
burst mode and cycle steal mode.  
14.8.2 Channel Specification for DDT-Mode DMA Transfer  
For DMA transfer in DDT mode, the DMAOR.DBL setting selects either four or eight channels.  
External requests are accepted on channels 03 when DMAOR.DBL = 0, and on channels 07  
when DMAOR.DBL = 1. For further information on these settings, see the entry on the DBL bit in  
section 14.7.5, DMA Operation Register (DMAOR).  
14.8.3 Transfer Channel Notification in DDT Mode  
When the DMAC is set up for four-channel external request acceptance in DDT mode  
(DMAOR.DBL = 0), the ID [1:0] bits are used to notify the external device of the DMAC channel  
that is to be used. For more details, see section 14.5, On-Demand Data Transfer Mode.  
When the DMAC is set up for eight-channel external request acceptance in DDT mode  
(DMAOR.DBL = 1), the ID [1:0] bits and the simultaneous (on the timing of 7'$&. assertion)  
assertion of ,'5 from the %$9/ (bus-release notification) pin are used to notify the external  
device of the DMAC channel that is to be used (see table 14.15, Notification of Transfer Channel  
in Eight-Channel DDT Mode).  
When the DMAC is set up for eight-channel external request acceptance in DDT mode  
(DMAOR.DBL = 1), it is important to note that the %$9/#pin#has the two functions as shown in  
table 14.16.  
Rev. 6.0, 07/02, page 586 of 986  
 复制成功!