欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第572页浏览型号HD6417750SBP200的Datasheet PDF文件第573页浏览型号HD6417750SBP200的Datasheet PDF文件第574页浏览型号HD6417750SBP200的Datasheet PDF文件第575页浏览型号HD6417750SBP200的Datasheet PDF文件第577页浏览型号HD6417750SBP200的Datasheet PDF文件第578页浏览型号HD6417750SBP200的Datasheet PDF文件第579页浏览型号HD6417750SBP200的Datasheet PDF文件第580页  
Table 14.7 Relationship between DMA Transfer Type, Request Mode, and Bus Mode  
Address  
Mode  
Request  
Mode  
Bus  
Mode  
Transfer Size Usable  
Type of Transfer  
(Bits)  
Channels  
6
6
*
Single  
External device with DACK  
and external memory  
External  
B/C  
B/C  
8/16/32/64/32B 0, 1 (2, 3)  
*
External device with DACK  
and memory-mapped  
external device  
External  
8/16/32/64/32B 0, 1 (2, 3)  
1
*
*5 *6  
*5 *6  
Dual  
External memory and  
external memory  
Internal  
B/C  
B/C  
8/16/32/64/32B 0, 1, 2, 3  
7
7
*
External  
1
*
External memory and  
memory-mapped external  
device  
Internal  
External  
8/16/32/64/32B 0, 1, 2, 3  
*
1
*
*5 *6  
Memory-mapped external  
Internal  
B/C  
8/16/32/64/32B 0, 1, 2, 3  
7
*
device and memory-mapped External  
external device  
2
3
4
*
*
*
*5 *6  
*5 *6  
External memory and  
on-chip peripheral module  
Internal  
B/C  
8/16/32/64  
8/16/32/64  
0, 1, 2, 3  
2
*
3
4
*
B/C  
*
Memory-mapped external  
device and on-chip  
Internal  
0, 1, 2, 3  
peripheral module  
32B:  
B:  
32-byte burst transfer  
Burst  
C:  
Cycle steal  
External: External request  
Internal: Auto-request or on-chip peripheral module request  
Notes: *1 External request, auto-request, or on-chip peripheral module request (TMU input  
capture interrupt request) possible. In the case of an on-chip peripheral module request,  
it is not possible to specify external memory data transfer with the SCI (SCIF) as the  
transfer request source.  
*2 External request, auto-request, or on-chip peripheral module request possible. If the  
transfer request source is the SCI (SCIF), either the transfer source must be SCRDR1  
(SCFRDR2) or the transfer destination must be SCTDR1 (SCFTDR2).  
*3 When the transfer request source is the SCI (SCIF), only cycle steal mode can be used.  
*4 Access size permitted for the on-chip peripheral module register that is the transfer  
source or transfer destination.  
*5 When the transfer request is an external request, only channels 0 and 1 can be used.  
*6 In DDT mode, transfer requests can be accepted for all channels from external devices  
capable of DTR format output.  
*7 See tables 14.8 and 14.9 for the transfer sources and transfer destinations in DMA  
transfer by means of an external request.  
Rev. 6.0, 07/02, page 524 of 986  
 复制成功!