QN8007B/8007LB
4.6 RDS/RBDS
The QN8007 supports RDS/RBBS data transmitting, including station ID, Meta data, TMC information, etc. The integrated
RDS processor performs all symbol encoding/decoding, block synchronization, error detection and correction functions.
RDS/RBDS data communicates with an external MCU through the serial control interface.
The INT pin is used for the interrupt signal as shown in Figure 8. Ping-pong buffers are used so that the user can write into
one buffer while the RDS data in the other buffer is being transmitted. When the internal RDS buffer (8 bytes) is full, an
Interrupt signal is generated. The user should wait for the Interrupt signal (INT) before toggling the RDSTXRDY bit in the
SYSTEM2 register (reg. 01h [2]). Alternatively, the user can also check the RDS buffer space by reading the
RDS_RXTXUPD bit in the STATUS2 register (reg. 1Bh [7]).
4.55ms
INT
Figure 8: Interrupt Output
RDS/RBDS is not available in the QN8007L.
Rev 2.09 (11/09)
Confidential A
Copyright ©2009 by Quintic Corporation
Confidential Information contained herein is covered under Non-Disclosure Agreement (NDA).
Page 19
QUANTUM [ QUANTUM RESEARCH GROUP ]
