欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18T512161B2F-25 参数 Datasheet PDF下载

HYB18T512161B2F-25图片预览
型号: HYB18T512161B2F-25
PDF下载: 下载PDF文件 查看货源
内容描述: [DDR DRAM, 32MX16, 0.5ns, CMOS, PBGA84, ROHS COMPLIANT, PLASTIC, TFBGA-84]
分类和应用: 时钟动态存储器双倍数据速率内存集成电路
文件页数/大小: 37 页 / 1297 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18T512161B2F-25的Datasheet PDF文件第1页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第2页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第3页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第4页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第6页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第7页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第8页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第9页  
Internet Data Sheet  
HYB18T512161B2F–20/25  
512-Mbit Double-Data-Rate-Two SDRAM  
2
Configuration  
2.1  
Chip Configuration  
The chip configuration of a DDR2 SDRAM is listed by function in Table 2. The abbreviations used in the Ball# and Buffer Type  
columns are explained in Table 3 and Table 4 respectively. The ball numbering for the FBGA package is depicted in Figure 1.  
TABLE 2  
Chip Configuration of DDR2 SDRAM  
Ball#  
Name  
Ball  
Type  
Buffer  
Type  
Function  
Clock Signals  
J8  
CK  
CK  
I
I
SSTL  
SSTL  
Clock Signal CK, Complementary Clock Signal CK  
Note: CK and CK are differential system clock inputs. All address  
and control inputs are sampled on the crossing of the  
positive edge of CK and negative edge of CK. Output (read)  
data is referenced to the crossing of CK and CK (both  
direction of crossing)  
K8  
K2  
CKE  
I
SSTL  
Clock Enable  
Note: CKE HIGH activates and CKE LOW deactivates internal  
clock signals and device input buffers and output drivers.  
Taking CKE LOW provides Precharge Power-Down and  
Self-Refresh operation (all banks idle), or Active Power-  
Down (row Active in any bank). CKE is synchronous for  
power down entry and exit and for self-refresh entry. Input  
buffers excluding CKE are disabled during self-refresh.  
CKE is used asynchronously to detect self-refresh exit  
condition. Self-refresh termination itself is synchronous.  
After VREF has become stable during power-on and  
initialisation sequence, it must be maintained for proper  
operation of the CKE receiver. For proper self-refresh entry  
and exit, VREF must be maintained to this input. CKE must  
be maintained HIGH throughout read and write accesses.  
Input buffers, excluding CK, CK, ODT and CKE are  
disabled during power-down  
Control Signals  
K7  
RAS  
CAS  
WE  
I
I
I
I
SSTL  
SSTL  
SSTL  
SSTL  
Row Address Strobe (RAS), Column Address Strobe (CAS),  
Write Enable (WE)  
L7  
K3  
L8  
CS  
Chip Select  
Address Signals  
Rev. 1.1, 2007-06  
5
05152007-ZYAH-ACMZ  
Date: 2008-02-26