欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18T512161B2F-25 参数 Datasheet PDF下载

HYB18T512161B2F-25图片预览
型号: HYB18T512161B2F-25
PDF下载: 下载PDF文件 查看货源
内容描述: [DDR DRAM, 32MX16, 0.5ns, CMOS, PBGA84, ROHS COMPLIANT, PLASTIC, TFBGA-84]
分类和应用: 时钟动态存储器双倍数据速率内存集成电路
文件页数/大小: 37 页 / 1297 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18T512161B2F-25的Datasheet PDF文件第1页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第2页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第4页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第5页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第6页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第7页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第8页浏览型号HYB18T512161B2F-25的Datasheet PDF文件第9页  
Internet Data Sheet  
HYB18T512161B2F–20/25  
512-Mbit Double-Data-Rate-Two SDRAM  
1
Overview  
This chapter gives an overview of the 512-Mbit Double-Data-Rate-Two SDRAM product family for graphics application and  
describes its main characteristics.  
1.1  
Features  
The 512-Mbit Double-Data-Rate-Two SDRAM offers the following key features:  
1.8 V ± 0.1V VDD for [–20/–25]  
1.8 V ± 0.1V VDDQ for [–20/–25]  
DRAM organizations with 16 data in/outputs  
Double Data Rate architecture:  
Data masks (DM) for write data  
Posted CAS by programmable additive latency for better  
command and data bus efficiency  
Off-Chip-Driver impedance adjustment (OCD) and On-  
Die-Termination (ODT) for better signal quality.  
Auto-Precharge operation for read and write bursts  
Auto-Refresh, Self-Refresh and power saving Power-  
Down modes  
Average Refresh Period 7.8 μs at a TCASE lower than 85  
°C, 3.9 μs between 85 °C and 95 °C  
Full Strength and reduced Strength (60%) Data-Output  
Drivers  
– two data transfers per clock cycle  
– four internal banks for concurrent operation  
Programmable CAS Latency: 3, 4, 5, 6, 7  
Programmable Burst Length: 4 and 8  
Differential clock inputs (CK and CK)  
Bi-directional, differential data strobes (DQS and DQS) are  
transmitted / received with data. Edge aligned with read  
data and center-aligned with write data.  
DLL aligns DQ and DQS transitions with clock  
DQS can be disabled for single-ended data strobe  
operation  
2kB page size  
Packages: P-TFBGA-84  
RoHS Compliant Products1)  
Commands entered on each positive clock edge, data and  
data mask are referenced to both edges of DQS  
TABLE 1  
Ordering Information for RoHS compliant products  
Product Number  
Org.  
Clock (MHz)  
Package  
HYB18T512161B2F–20/25  
×16  
500/400  
P-TFBGA-84  
1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined  
in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury,  
lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.  
Rev. 1.1, 2007-06  
3
05152007-ZYAH-ACMZ  
Date: 2008-02-26