欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18H512321AFL20 参数 Datasheet PDF下载

HYB18H512321AFL20图片预览
型号: HYB18H512321AFL20
PDF下载: 下载PDF文件 查看货源
内容描述: [DDR DRAM, 16MX32, 0.35ns, CMOS, PBGA136]
分类和应用: 动态存储器双倍数据速率内存集成电路
文件页数/大小: 100 页 / 1884 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18H512321AFL20的Datasheet PDF文件第42页浏览型号HYB18H512321AFL20的Datasheet PDF文件第43页浏览型号HYB18H512321AFL20的Datasheet PDF文件第44页浏览型号HYB18H512321AFL20的Datasheet PDF文件第45页浏览型号HYB18H512321AFL20的Datasheet PDF文件第47页浏览型号HYB18H512321AFL20的Datasheet PDF文件第48页浏览型号HYB18H512321AFL20的Datasheet PDF文件第49页浏览型号HYB18H512321AFL20的Datasheet PDF文件第50页  
HYB18H512321AF  
512-Mbit GDDR3  
Functional Description  
CLK#  
CLK  
tDQSS  
tWPRE  
nominal WDQS  
tDQSH  
tDQSL  
tDQSH  
tWPST  
tDS tDH  
tDS tDH  
Preamble  
Postamble  
WDQS  
DQ  
tDIPW  
D0  
D1  
D2  
D3  
tDS  
tDH  
DMx  
tDIPW  
Data masked  
Data masked  
min(tDQSS  
)
early WDQS  
WDQS  
max(tDQSS  
)
late WDQS  
WDQS  
Don't Care  
DMx: Represents one DM line  
Figure 27 Basic Write Burst / DM Timing  
Note:WDQS can only transition when data is applied at the chip input and during pre- and postambles.  
Data Sheet  
46  
Rev. 1.73, 2005-08  
05122004-B1L1-JEN8  
 复制成功!