欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18H512321AFL20 参数 Datasheet PDF下载

HYB18H512321AFL20图片预览
型号: HYB18H512321AFL20
PDF下载: 下载PDF文件 查看货源
内容描述: [DDR DRAM, 16MX32, 0.35ns, CMOS, PBGA136]
分类和应用: 动态存储器双倍数据速率内存集成电路
文件页数/大小: 100 页 / 1884 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18H512321AFL20的Datasheet PDF文件第40页浏览型号HYB18H512321AFL20的Datasheet PDF文件第41页浏览型号HYB18H512321AFL20的Datasheet PDF文件第42页浏览型号HYB18H512321AFL20的Datasheet PDF文件第43页浏览型号HYB18H512321AFL20的Datasheet PDF文件第45页浏览型号HYB18H512321AFL20的Datasheet PDF文件第46页浏览型号HYB18H512321AFL20的Datasheet PDF文件第47页浏览型号HYB18H512321AFL20的Datasheet PDF文件第48页  
HYB18H512321AF  
512-Mbit GDDR3  
Functional Description  
CLK#  
CLK  
ACT  
ACT  
ACT  
tFAW  
ACT  
ACT  
ACT  
ACT  
ACT  
tRRD  
tRRD  
tRRD  
tRRD  
tRRD  
tRRD  
tFAW +3*tRRD  
ACT: ACTIVATE command  
Don't Care  
Figure 24 Four Window Active tFAW  
tCK  
tCH  
tCL  
CLK#  
CLK  
tIPW  
CMD,  
ADDR,  
CKE  
Don't Care  
tIS  
tIH  
Figure 25 Clock, CKE and Command/Address Timings  
Setup and Hold Timing for CKE is equal to CMD and ADDR Setup and Hold Timing.  
Data Sheet  
44  
Rev. 1.73, 2005-08  
05122004-B1L1-JEN8  
 复制成功!