欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5380-BI 参数 Datasheet PDF下载

PM5380-BI图片预览
型号: PM5380-BI
PDF下载: 下载PDF文件 查看货源
内容描述: [Micro Peripheral IC,]
分类和应用:
文件页数/大小: 440 页 / 2124 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5380-BI的Datasheet PDF文件第106页浏览型号PM5380-BI的Datasheet PDF文件第107页浏览型号PM5380-BI的Datasheet PDF文件第108页浏览型号PM5380-BI的Datasheet PDF文件第109页浏览型号PM5380-BI的Datasheet PDF文件第111页浏览型号PM5380-BI的Datasheet PDF文件第112页浏览型号PM5380-BI的Datasheet PDF文件第113页浏览型号PM5380-BI的Datasheet PDF文件第114页  
S/UNI®-8x155 ASSP Telecom Standard Product Data Sheet  
Released  
4. Writing values into unused register bits has no effect. However, to ensure software compatibility with  
future, feature-enhanced versions of the product, unused register bits must be written with logic zero.  
Reading back unused bits can produce either a logic one or a logic zero; hence, unused register bits  
should be masked off by software when read.  
5. All configuration bits that can be written into can also be read back. This allows the processor  
controlling the S/UNI-8x155 to determine the programming state of the block.  
6. Writable normal mode register bits are cleared to logic zero upon reset unless otherwise noted.  
7. Writing into read-only normal mode register bit locations does not affect S/UNI-8x155 operation unless  
otherwise noted. Performance monitoring counter registers are a common exception.  
8. Certain register bits are reserved. These bits are associated with megacell functions that are unused  
in this application. To ensure that the S/UNI-8x155 operates as intended, reserved register bits must  
be written with their default value as indicated by the register bit description.  
9. Writing any data to the Master Reset and Identity register (0x001) simultaneously loads all the  
performance monitoring registers in RSOP, RLOP, RPOP, SPTB, SSTB, RXCP, TXCP, RXFP, TXFP  
and RAOP blocks in the device.  
Writing to a channel’s Interrupt Status register (0x007, 0x107, 0x207 or 0x307) will simultaneously  
load all the performance monitor registers in RSLOP, RLOP, RPOP, SPTB, SSTB, RXCP, TXCP,  
RXFP and TXFP blocks in the channel.  
Writing any data to the performance register in question may individually trigger the performance  
registers in each block. In some cases, all performance registers in the block are loaded. In other  
cases, only the specific register being written will load. See the register descriptions for the  
performance register in question for more information.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC- 2010299, Issue 2  
110  
 复制成功!