STANDARD PRODUCT
PM5365 TEMAP
DATASHEET
PMC-1991148
ISSUE 3
HIGH DENSITY VT/TU MAPPER
AND M13 MULTIPLEXER
8
PIN DESCRIPTION
Pin Name
Type Pin Function
No.
DS3 Line Side Interface
RCLK
Input W5
Receive Input Clock (RCLK). RCLK provides the
receive direction timing. RCLK is a DS3, nominally a
44.736 MHz, 50% duty cycle clock input.
RPOS/RDAT
Input Y7
Input AB6
Output AA7
Positive Input Pulse (RPOS). RPOS represents the
positive pulses received on the B3ZS-encoded DS3
when dual rail input format is selected.
Receive Data Input (RDAT). RDAT represents the
NRZ (unipolar) DS3 input data stream when single rail
input format is selected.
RPOS and RDAT are sampled on the rising edge of
RCLK by default and may be enabled to be sampled
on the falling edge of RCLK by setting the RFALL bit in
the DS3 Master Receive Line Options register.
Negative Input Pulse (RNEG). RNEG represents the
negative pulses received on the B3ZS-encoded DS3
when dual rail input format is selected.
Line code violation (RLCV). RLCV represents receive
line code violations when single rail input format is
selected.
RNEG and RLCV are sampled on the rising edge of
RCLK by default and may be enabled to be sampled
on the falling edge of RCLK by setting the RFALL bit in
the DS3 Master Receive Line Options register.
Transmit Clock (TCLK). TCLK provides timing for
circuitry downstream of the DS3 transmitter of the
TEMAP. TCLK is nominally a 44.736 MHz, 50% duty
cycle clock.
RNEG/RLCV
TCLK
Proprietary and Confidential to PMC-Sierra, Inc. and for its Customers’ Internal Use
26
PMC [ PMC-SIERRA, INC ]
