欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5365-PI 参数 Datasheet PDF下载

PM5365-PI图片预览
型号: PM5365-PI
PDF下载: 下载PDF文件 查看货源
内容描述: VT / TU映射器和M13多路复用器 [VT/TU MAPPER AND M13 MULTIPLEXER]
分类和应用: 复用器
文件页数/大小: 244 页 / 1139 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5365-PI的Datasheet PDF文件第30页浏览型号PM5365-PI的Datasheet PDF文件第31页浏览型号PM5365-PI的Datasheet PDF文件第32页浏览型号PM5365-PI的Datasheet PDF文件第33页浏览型号PM5365-PI的Datasheet PDF文件第35页浏览型号PM5365-PI的Datasheet PDF文件第36页浏览型号PM5365-PI的Datasheet PDF文件第37页浏览型号PM5365-PI的Datasheet PDF文件第38页  
STANDARD PRODUCT  
PM5365 TEMAP  
DATASHEET  
PMC-1991148  
ISSUE 3  
HIGH DENSITY VT/TU MAPPER  
AND M13 MULTIPLEXER  
application. Transmit timing is from an external reference or from the receive  
direction clock.  
The TEMAP also supports diagnostic options which allow it to insert a Pseudo  
Random Binary Sequence (PRBS) into a DS3 payload and checked in the  
receive DS3 payload for bit errors. A fixed 100100… pattern is available for  
insertion directly into the B3ZS encoder for proper pulse mask shape verification.  
When configured in DS3 multiplexer mode, seven 6312 kbit/s data streams are  
demultiplexed and multiplexed into and out of the DS3 signal. Bit stuffing and  
rate adaptation is performed. The C-bits are set appropriately, with the option of  
inserting DS2 loopback requests. Interrupts can be generated upon detection of  
loopback requests in the received DS3. AIS may be inserted in the any of the  
6312 kbit/s tributaries in both the multiplex and demultiplex directions. C-bit  
parity is supported by generating a 6.3062723 MHz clock, which corresponds to  
a stuffing ratio of 100%.  
Framing to the demultiplexed 6312 kbit/s data streams supports DS2 (ANSI  
TI.107) frame formats. The maximum average reframe time is 7ms for DS2. Far  
end receive failure is detected and M-bit and F-bit errors are accumulated. The  
DS2 framer is an off-line framer, indicating both OOF and COFA events. Error  
events (FERF, MERR, FERR, PERR, RAI, framing word errors) are still indicated  
while the DS2 framer is indicating OOF, based on the previous alignment.  
Each of the seven 6312 kbit/s multiplexers may be independently configured to  
multiplex and demultiplex four 1544 kbit/s DS1s into and out of a DS2 formatted  
signal. Tributary frequency deviations are accommodated using internal FIFOs  
and bit stuffing. The C-bits are set appropriately, with the option of inserting DS1  
loopback requests. Interrupts can be generated upon detection of loopback  
requests in the received DS2. AIS may be inserted in any of the low speed  
tributaries in both multiplex and demultiplex directions.  
When configured as a DS3 framer the unchannelized payload of the DS3 link is  
available to an external device.  
The SONET/SDH line side interface provides STS-1 SPE synchronous payload  
envelope processing and generation, TUG3 tributary unit group processing and  
generation within a VC4 virtual container and VC3 virtual container processing  
and generation. The payload processor aligns and monitors the performance of  
SONET virtual tributaries (VTs) or SDH tributary units (TUs). Maintenance  
functions per tributary include detection of loss of pointer, AIS alarm, tributary  
path signal label mismatch and tributary path signal label unstable alarms.  
Optionally interrupts can be generated due to the assertion and removal of any  
of the above alarms. Counts are accumulated for tributary path BIP-2 errors on a  
block or bit basis and for FEBE indications. The synchronous payload envelope  
generator generates all tributary pointers and calculates and inserts tributary  
Proprietary and Confidential to PMC-Sierra, Inc. and for its Customers’ Internal Use  
23  
 复制成功!