PRELIMINARY
PM4318 OCTLIU
DATASHEET
PMC- 2001578
ISSUE 3
OCTAL E1/T1/J1 LINE INTERFACE DEVICE
Register 008H, 088H, 108H, 188H, 208H, 288H, 308H, 388H:
Receive Line Interface Configuration #1
Bit
Type
Function
Default
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
LLB_AIS
AUTO_LLB
LOS_SBI
LOS_AIS
RDUAL
BPV
0
0
0
0
0
0
0
1
RINV
RFALL
LLB_AIS:
When the LLB_AIS bit is set to logic 1, the LIU will generate AIS on the receive data output
whenever line loopback is active. When the LLB_AIS bit is set to logic 0, the LIU receive path
will operate normally, regardless of whether or not line loopback is active. If LLB_AIS is
logic 0, AIS may be inserted manually via the RAIS register bit.
AUTO_LLB:
When the AUTO_LLB bit is set to logic 1, the LIU will activate and deactivate line loopback
automatically upon detection of the line loopback activate/deactivate codes by the IBCD. The
AUTO_LLB bit is only valid in T1 mode and must be set to logic 0 in E1 mode.
LOS_SBI:
The LOS_SBI bit enables the indication of loss of signal over the SBI interface. When
LOS_SBI is set to logic 1, loss of signal will result in the ALM (alarm) bit of the affected
tributary being asserted on the SBI interface. When LOS_SBI is set to logic 0, the tributary’s
ALM bit will be set to 0.
LOS_AIS:
If the LOS_AIS bit is logic 1, AIS is inserted in the receive path for the duration of a loss of
signal condition. [ref: T1.403-1995 Annex H]. If LOS_AIS is logic 0, AIS may be inserted
manually via the RAIS register bit.
RDUAL:
The RDUAL bit configures the LIU receive path for dual-rail (bipolar) operation. When
RDUAL is set to logic 1, NRZ sampled bipolar positive and negative pulses are output on
RDP[n] and RDN[n] respectively. When RDUAL is set to logic 0, NRZ sampled unipolar data
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
67