欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEX8532-BB25BI 参数 Datasheet PDF下载

PEX8532-BB25BI图片预览
型号: PEX8532-BB25BI
PDF下载: 下载PDF文件 查看货源
内容描述: [PCI Bus Controller, CMOS, PBGA680, 35 X 35 MM, 2.23 MM HEIGHT, 1 MM PITCH, BGA-680]
分类和应用: 时钟数据传输PC外围集成电路
文件页数/大小: 512 页 / 4374 K
品牌: PLX [ PLX TECHNOLOGY ]
 浏览型号PEX8532-BB25BI的Datasheet PDF文件第36页浏览型号PEX8532-BB25BI的Datasheet PDF文件第37页浏览型号PEX8532-BB25BI的Datasheet PDF文件第38页浏览型号PEX8532-BB25BI的Datasheet PDF文件第39页浏览型号PEX8532-BB25BI的Datasheet PDF文件第41页浏览型号PEX8532-BB25BI的Datasheet PDF文件第42页浏览型号PEX8532-BB25BI的Datasheet PDF文件第43页浏览型号PEX8532-BB25BI的Datasheet PDF文件第44页  
Signal Ball Description  
PLX Technology, Inc.  
3.4  
Signal Ball Descriptions  
3.4.1  
PCI Express Signals  
The PCI Express SerDes and Control signals are defined in Table 3-3.  
Note: The ball numbers are ordered in sequence to follow the Signal Name sequencing [n to 0].  
Table 3-3. PEX 8532 PCI Express Signals – 164 Balls  
Signal Name  
Type  
Location  
Description  
R32, T32, U32, V32,  
W32, Y32, AA32,  
AB32, AA3, Y3, W3,  
V3, U3, T3, R3, P3  
PEX_LANE_GOOD[15:0]#  
O
Active-Low PCI Express Lane Status Indicator  
Outputs for Lanes [15:0] and [31:16] (32 Balls)  
These signal balls can directly drive  
common-anode LED modules.  
AB31, AA31, Y31,  
W31, V31, U31, T31,  
R31, P4, R4, T4, U4, V4,  
W4, Y4, AA4  
PEX_LANE_GOOD[31:16]#  
PEX_NT_RESET#  
O
O
Active-Low Output Used to Propagate Reset  
in NT Mode  
J1  
AK34, AK32, AK30,  
AK28, AK26, AK24,  
AK22, AK20, AK18,  
AK16, AK14, AK12,  
AK10, AK8, AK6, AK4  
Negative Half of PCI Express Receiver  
Differential Signal Pairs for PEX 8532 Station 0  
(16 Balls)  
PEX_PERn[15:0]  
PEX_PERn[31:16]  
PEX_PERp[15:0]  
PEX_PERp[31:16]  
PEX_PERST#  
CMLRn  
CMLRn  
CMLRp  
CMLRp  
I
E34, E32, E30, E28,  
E26, E24, E22, E20,  
E18, E16, E14, E12,  
E10, E8, E6, E1  
Negative Half of PCI Express Receiver  
Differential Signal Pairs for PEX 8532 Station 1  
(16 Balls)  
AL34, AL32, AL30,  
AL28, AL26, AL24,  
AL22, AL20, AL18,  
AL16, AL14, AL12,  
AL10, AL8, AL6, AL4  
Positive Half of PCI Express Receiver  
Differential Signal Pairs for PEX 8532 Station 0  
(16 Balls)  
D34, D32, D30, D28,  
D26, D24, D22, D20,  
D18, D16, D14, D12,  
D10, D8, D6, D1  
Positive Half of PCI Express Receiver  
Differential Signal Pairs for PEX 8532 Station 1  
(16 Balls)  
PCI Express Reset  
Used to cause a Fundamental Reset.  
(Refer to Chapter 5, “Reset and Initialization,”  
for further details.)  
H1  
AP34, AP32, AP30,  
AP28, AP26, AP24,  
AP22, AP20, AP18,  
AP16, AP14, AP12,  
AP10, AP8, AP6, AP4  
Negative Half of PCI Express Transmitter  
Differential Signal Pairs for PEX 8532 Station 0  
(16 Balls)  
PEX_PETn[15:0]  
PEX_PETn[31:16]  
CMLTn  
CMLTn  
A34, A32, A30, A28,  
A26, A24, A22, A20,  
A18, A16, A14, A12,  
A10, A8, A6, A4  
Negative Half of PCI Express Transmitter  
Differential Signal Pairs for PEX 8532 Station 1  
(16 Balls)  
18  
ExpressLane PEX 8532AA/BA/BB/BC 8-Port/32-Lane Versatile PCI Express Switch Data Book  
Copyright © 2007 by PLX Technology, Inc. All Rights Reserved – Version 1.6