Philips Semiconductors
Product specification
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
SAA7146A
Table 90 UPLOAD handling for the scaler registers
OFFSET
(HEX)
REGISTER
VIDEO EVENT
DESCRIPTION
Initial setting of Dual
D1 Interface
50
no video event
The ‘initial settings of the Dual D1 interface’ contains all
control bits of the scaler part which do not change during a
cyclic processing of the video path. These control bits must
be initialized at the start of the processing. The different
upload conditions of the video path depend on these control
bits. Changing these bits during the cyclic processing can
cause internal pulse signals which generate video events.
These events may not fit into the sequence for the cyclic
processing.
Video DATA stream
handling at port D1_A
54
54
58
VBI_A
VBI_B
Vertical Blanking Indicator at VS_A port: the VBI is a
V-pulse which depends on the selected edge of the vertical
blanking interval. The edge is defined by the SYNC_A bits.
The selected mode depends on the accepted sync signals.
This register can be uploaded with this V-pulse.
Video DATA stream
handling at port D1_B
Vertical Blanking Indicator at VS_B port: the VBI is a
V-pulse which depends on the selected edge of the vertical
blanking interval. The edge is defined by the SIO_B bits.
The selected mode depends on the accepted sync signals.
This register can be uploaded with this V-pulse.
BRS control register
BRS_DONE
Inactive BRS data path: in write mode the BRS data path is
inactive from the falling edge of VGT at the output of the
BRS which means that target line and target byte are
reached to the start of the next field (V-pulse which triggered
the BRS acquisition). For the read mode this register
contains only initial settings which can not change during
cyclic processing.
HPS control
5C
60
64
HPS_DONE
Inactive HPS data path between two video windows: the
HPS data path is inactive from the falling edge of the VGT at
the output of the HPS, indicating that target line and target
byte are reached, to the start of the next window
HPS vertical scale
HPS vertical scale
and gain
processing. V-pulse at the HPS acquisition input.
Chroma key range
74
78
HPS output and
formats
Clip control
78
68
HPS, horizontal
prescale
HPS_LINE_DONE Inactive HPS data path between two lines: The HPS data
path is inactive from the falling edge of the HGT at the
output of the HPS, indicating that target byte are reached to
the start of the next line processing. Rising edge of the HGT
at the HPS acquisition output.
HPS, horizontal
fine-scale
6C
70
BCS control
1998 Apr 09
98
NXP [ NXP ]
