欢迎访问ic37.com |
会员登录 免费注册
发布采购

PDIUSBD12PW 参数 Datasheet PDF下载

PDIUSBD12PW图片预览
型号: PDIUSBD12PW
PDF下载: 下载PDF文件 查看货源
内容描述: 与并行总线nullUSB接口设备 [nullUSB interface device with parallel bus]
分类和应用: 外围集成电路光电二极管数据传输时钟
文件页数/大小: 35 页 / 787 K
品牌: PHILIPS [ NXP SEMICONDUCTORS ]
 浏览型号PDIUSBD12PW的Datasheet PDF文件第1页浏览型号PDIUSBD12PW的Datasheet PDF文件第2页浏览型号PDIUSBD12PW的Datasheet PDF文件第4页浏览型号PDIUSBD12PW的Datasheet PDF文件第5页浏览型号PDIUSBD12PW的Datasheet PDF文件第6页浏览型号PDIUSBD12PW的Datasheet PDF文件第7页浏览型号PDIUSBD12PW的Datasheet PDF文件第8页浏览型号PDIUSBD12PW的Datasheet PDF文件第9页  
Philips Semiconductors
PDIUSBD12
USB interface device with parallel bus
3.2 Pin description
Table 1:
Symbol
DATA <0>
DATA <1>
DATA <2>
DATA <3>
GND
DATA <4>
DATA <5>
DATA <6>
DATA <7>
ALE
Pin description
Pin
1
2
3
4
5
6
7
8
9
10
Type
[1]
IO2
IO2
IO2
IO2
P
IO2
IO2
IO2
IO2
I
Description
Bit 0 of bidirectional data. Slew-rate controlled.
Bit 1 of bidirectional data. Slew-rate controlled.
Bit 2 of bidirectional data. Slew-rate controlled.
Bit 3 of bidirectional data. Slew-rate controlled.
Ground.
Bit 4 of bidirectional data. Slew-rate controlled.
Bit 5 of bidirectional data. Slew-rate controlled.
Bit 6 of bidirectional data. Slew-rate controlled.
Bit 7 of bidirectional data. Slew-rate controlled.
Address Latch Enable. The falling edge is used to close the
latch of the address information in a multiplexed address/ data
bus. Permanently tied LOW for separate address/ data bus
configuration.
Chip Select (Active LOW).
Device is in Suspend state.
Programmable Output Clock (slew-rate controlled).
Interrupt (Active LOW).
Read Strobe (Active LOW).
Write Strobe (Active LOW).
DMA Request.
DMA Acknowledge (Active LOW).
End of DMA Transfer (Active LOW). Double up as V
BUS
sensing.
EOT_N is only valid when asserted together with DMACK_N
and either RD_N or WR_N.
Reset (Active LOW and asynchronous). Built-in Power-on reset
circuit present on chip, so pin can be tied HIGH to V
CC
.
GoodLink LED indicator (Active LOW)
Crystal Connection 1 (6 MHz).
Crystal Connection 2 (6 MHz). If external clock signal, instead
of crystal, is connected to XTAL1, then XTAL2 should be
floated.
Voltage supply (4.0
5.5 V).
To operate the IC at 3.3 V, supply 3.3 V to both V
CC
and V
OUT3.3
pins.
USB D− data line.
USB D+ data line.
CS_N
CLKOUT
INT_N
RD_N
WR_N
DMREQ
EOT_N
11
13
14
15
16
17
19
I
I,OD4
O2
OD4
I
I
O4
I
I
SUSPEND 12
DMACK_N 18
RESET_N
GL_N
XTAL1
XTAL2
20
21
22
23
I
OD8
I
O
V
CC
24
P
D−
D+
25
26
A
A
9397 750 09238
© Koninklijke Philips Electronics N.V. 2001. All rights reserved.
Product data
Rev. 08 — 20 December 2001
3 of 35