ISP1581
Hi-Speed USB peripheral controller
Philips Semiconductors
UDMA read/write (opcode = 02H/03H) — Ultra DMA mode for IDE transfers; the
specification of this mode can be obtained from the ATA Specification Rev. 4. Pins
DA0 to DA2, CS0 and CS1 are used to select a device register for access. Control
signals are mapped as follows: DREQ (= DMARQ), DACK (= DMACK), DIOW
(= STOP), DIOR (= HDMARDY or HSTROBE), IORDY (= DSTROBE or DDMARDY).
Table 26: Control bits for Generic DMA transfers
Control bits
Description
GDMA read/write (opcode = 00H/01H)
DMA Configuration register (see Table 33 and Table 34)
BURST[2:0]
determines the number of DMA cycles, during which pin
DREQ is kept asserted
MODE[1:0]
WIDTH0
determines the active read/write data strobe signals
selects the DMA bus width: 8 or 16 bits
disables the use of the DMA Transfer Counter
set to logic 0 (non-ATA transfer)
DIS_XFER_CNT
ATA_MODE
DMA Hardware register (see Table 35 and Table 36)
EOT_POL
selects the polarity of the EOT signal
ENDIAN[1:0]
determines whether the data is to be byte swapped or
normal. Applicable only in 16 bit mode.
ACK_POL, DREQ_POL,
WRITE_POL, READ_POL
select the polarity of the DMA handshake signals
MASTER
set to logic 0 (slave)
MDMA (Master) read/write (opcode = 06H/07H)
DMA Configuration register (see Table 33 and Table 34)
DMA_MODE[1:0]
determines the MDMA timings for the DIOR and DIOW
strobes (value 03H is used for UDMA only)
determines the active data strobe(s).
selects the DMA bus width: 8 or 16 bits
disables the use of the DMA Transfer Counter
set to logic 1 (ATA transfer)
MODE[1:0]
WIDTH
DIS_XFER_CNT
ATA_MODE
DMA Hardware register (see Table 35 and Table 36)
EOT_POL
input EOT is not used
ENDIAN[1:0]
determines whether the data is to be byte swapped or
normal. Applicable only in 16 bit mode.
ACK_POL, DREQ_POL,
WRITE_POL, READ_POL
select the polarity of the DMA handshake signals
MASTER
set to logic 1 (master)
Table 27: Control bits for IDE-specified DMA transfers
Control bits Description
PIO read/write (opcode = 04H/05H)
DMA Configuration register (see Table 33 and Table 34)
PIO_MODE[2:0]
ATA_MODE
selects the PIO mode; timings are ATA(PI) compatible
set to logic 1 (ATA transfer)
9397 750 13462
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data
Rev. 06 — 23 December 2004
29 of 79
NXP [ NXP ]
