FEDL7204-001DIGEST-01
OKI Semiconductor
ML7204-001
FUNCTIONAL DESCRIPTION
Transmit and receive buffers
CONFIGURATION EXAMPLES
Configuration Example 1 (Basic Call, CODEC_A)
GSX1
TXGAIN_PCM1
RX_SIG
PCM_TXEN1
PCM_TXEN0
TXDETB
10kΩ
PCM I/F
Encoder
G.711
AIN1N
A/D1
BPF
LPEN0
TXGAINB CODECB_TXEN
AMP1
P/S
TXGAIN_PCM0
PCMO
SYNC
BCLK
Linear PCM
Codec (CODEC_B)
TS
CONT
PCM Codec
STGAINB
CLKSEL
RXGAIN_ITS1
Decoder
G.711
10kΩ
PCMI
RXGAINB
CODECB_RXEN
S/P
LPEN1
D/A1
A/D0
LPF
BPF
VFRO1
AMP3
RXGENB
RXGAIN_ITS2
RXGAIN PCM0
RXGAIN_PCM1
PCM_RXEN1
PCM_RXEN0
TXGEN
GSX0
AIN0N
AIN0P
ACK1B/
GPIOA[5]
ACK0B/
GPIOA[4]
TXDETA
10kΩ
G.729.A
TX
Buffer0
TXGAIN_SC
CH1
T
S
W
TXGAIN
_CH1
SC_TXEN
TXGAINA CODECA_TXEN
Sin
Encoder
G.711
AMP0
Sout
GPAD
LPAD
+
Center
Clip
TX
Buffer1
FR1B
FR0B
WRB
RDB
-
ATTs
CH2
DC_EN
RX2TX1
_GAIN
Speech Codec
_CH2
Linear PCM
Codec (CODEC_A)
Echo Canceller
Bus Control
Unit
AFF
RX1T
STGAINA
_GAIN
CSB
D0-D15
A0-A7
10kΩ
RXGAIN
_CH1
16b
8b
RX
Buffer0
G.729.A
RXGAIN_SC
Rin
RXGAINA
Rout
ATTr
T
D/A0
LPF
VFRO0
AVREF
S
Decoder
G.711
CH1
CH2
CODECA_RXEN
RXGENA
SC_RXEN
RXDET
RXGAIN
_CH2
W
RX
Buffer1
AMP2
RXGEN
DC_EN
RX_SIG
VREF
Frame/DMA
Controller
TIMER
TIMOVF
GPIO2
Generator path
TGEN1_EXFLAG
TONE_GEN1
(TONE C/ D)
TGEN0_EXFLAG
Detector path setting
TXDETA
FDET_RQ
DVDD2
DVDD1
DVDD0
DGND2
DGND1
DGND0
DPGEN
DPDET
TXGEN
FSK_DET
FDET_FER/FDET_OER
Control
Register
TXDETB
FDET_D[7:0]
RXGENA_EN
RXGENB_EN
GPIO0
DP_DET
DTMF_DET
DTMF_CODE[3:0]
TONE0_DET
TONE1_DET
DP_DET
DTMF_DET
DTMF_REC
RXGENA
RXGENB
DTMF_CODE[3:0]
TONE_GEN0
(TONE A/ B)
TONE_DET0
TONE_DET1
TONE0_DET
TONE1_DET
FGEN_FLAG
RXGEN
POWER
MCK
PLL
CKGN
SYNC (8 kHz)
FSK_GEN
INT
INTB/
GPIOA[6]
AGND
AVDD
RXDET
FDET_RQ
FDET_FER/FDET_OER
OSC
12.288 MHz
FGEN_FLAG
VREGOUT
VGB
TIMOVF
Unused
8
6
4
This example shows the configuration for making calls with an analog telephone set (A-TEL) on the NW side by
connecting the analog telephone interface on the Linear PCM CODEC_A side.
RX_SIG
Linear
PCM
PCM
I/F
PCM
Codec
Codec
(CODEC_B)
Linear
PCM
Speech
Codec
MCU
I/F
EC
A-TEL
VoIP-NW
Codec
(CODEC_A)
ML7204 (Configuration exaRmX_pSlIGe 1)
28/42