欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML7204V-001TB 参数 Datasheet PDF下载

ML7204V-001TB图片预览
型号: ML7204V-001TB
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: PC电信电信集成电路
文件页数/大小: 42 页 / 795 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML7204V-001TB的Datasheet PDF文件第22页浏览型号ML7204V-001TB的Datasheet PDF文件第23页浏览型号ML7204V-001TB的Datasheet PDF文件第24页浏览型号ML7204V-001TB的Datasheet PDF文件第25页浏览型号ML7204V-001TB的Datasheet PDF文件第27页浏览型号ML7204V-001TB的Datasheet PDF文件第28页浏览型号ML7204V-001TB的Datasheet PDF文件第29页浏览型号ML7204V-001TB的Datasheet PDF文件第30页  
FEDL7204-001DIGEST-01  
OKI Semiconductor  
ML7204-001  
FR0B (DMARQ0B)  
FR0B (FRAME/DMA selection register FD_SEL = “0” in frame mode)  
This is a transmit frame output pin that outputs data when the transmit buffer for frame access becomes full.  
When the transmit buffer becomes full, the pin outputs “L” and retains “L” until the specified number of words  
are read from the MCU.  
DMARQ0B (FRAME/DMA selection register FD_SEL = “1” in DMA mode)  
This is a DMA request output pin that outputs data when the transmit buffer for DMA access becomes full.  
When the transmit buffer becomes full, the pin outputs “L” and the value is reset to “H” automatically when an  
acknowledgment signal (ACK0B = “0”) and the fall of a read enable signal (RDB = “1” “0”) are received  
from the MCU side. This operation is repeated until the specified number of words are read from the MCU.  
FR1B (DMARQ1B)  
FR1B (FRAME/DMA selection register FD_SEL = “0” in frame mode)  
This receive frame output pin outputs data when the receive buffer for frame access becomes empty. When  
the receive buffer becomes empty, the pin outputs “L” and retains “L” until the specified number of words are  
written from the MCU.  
DMARQ1B (FRAME/DMA selection register FD_SEL = “1” in DMA mode)  
This a DMA request output pin that outputs data when the receive buffer for DMA access becomes empty.  
When the receive buffer becomes empty, the pin outputs “L” and the value is reset to “H” automatically when  
an acknowledgment signal (ACK1B = “0”) and the fall of a write enable signal (WRB = “1” “0”) are  
received from the MCU side. This opeation is repeated until the specified number of words are written from  
the MCU side.  
ACK0B/GPIOA[4]  
Primary function: ACK0B  
This is a DMA acknowledgment input pin for DMARQ0B for transmit buffer DMA access; it is enabled in  
DMA mode (FD_SEL = “1”).  
When using the pin in frame mode (FD_SEL = “0”), fix this pin to “1”.  
Secondary function: GPIOA[4]  
When the primary function/secondary function registration register (GPFA[4]) of GPIOA[4] is set to “1”, the pin  
functions as a general-purpose I/O port GPIOA[4].  
ACK1B/GPIOA[5]  
Primary function: ACK0B  
This is a DMA acknowledgment input pin for DMARQ1B for receive buffer DMA access; it is enabled in DMA  
mode (FD_SEL = “1”).  
When using this pin in frame mode (FD_SEL = “0”), fix this pin to “1”.  
Secondary function: GPIOA[5]  
When the primary function/secondary function registration register (GPFA[5]) of GPIOA[5] is set to “1”, the pin  
functions as a general-purpose I/O port GPIOA[5].  
GPIOA[0], GPIOA[1], GPIOA[2], and GPIOA[3]  
These are general-purpose I/O ports A[3:0].  
However, the following secondary functions are assigned to GPIOA[0] and GPIOA[2].  
Secondary function of GPIOA[0]: Input pin (DPI) of a dial pulse detecter (DPDET)  
Secondary function of GPIOA[2]: Output pin (DPO) of a dial pulse transmitter (DPGEN)  
26/42  
 复制成功!