欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML67Q5003 参数 Datasheet PDF下载

ML67Q5003图片预览
型号: ML67Q5003
PDF下载: 下载PDF文件 查看货源
内容描述: 32位基于ARM的通用微控制器 [32-bit ARM-Based General-Purpose Microcontroller]
分类和应用: 微控制器
文件页数/大小: 24 页 / 195 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML67Q5003的Datasheet PDF文件第12页浏览型号ML67Q5003的Datasheet PDF文件第13页浏览型号ML67Q5003的Datasheet PDF文件第14页浏览型号ML67Q5003的Datasheet PDF文件第15页浏览型号ML67Q5003的Datasheet PDF文件第17页浏览型号ML67Q5003的Datasheet PDF文件第18页浏览型号ML67Q5003的Datasheet PDF文件第19页浏览型号ML67Q5003的Datasheet PDF文件第20页  
FEDL675001-01  
OKI Semiconductor  
ML675001/67Q5002/67Q5003  
GPIO  
42-bits parallel port (four 8-bit ports and one 10-bit port).  
PIOA[7:0]  
PIOB[7:0]  
PIOC[7:0]  
PIOD[7:0]  
PIOE[9:0]  
Combination port UART  
Combination port DMAC, UART(uPLAT-7B),  
Combination port PWM, XA[23:19], XWR  
Combination port DRAM contorol signal etc.  
Combination port SSIO, I2C, External interrupt signal  
(1) Input/output selectable at bit level.  
(2) Each bit can be used as an interrupt source.  
(3) Interrupt mask and interrupt polarity can be set for all bits.  
(4) The ports are configured as input, immediately after reset.  
(5) Primary/secondary function of each port can be set independently.  
AD Converter  
Successive approximation type AD converter.  
(1) 10 bits × 4 channels  
(2) Sample hold function  
(3) Scan mode and select mode are supported  
(4) Interrupt is generated after completion of conversion.  
(5) Conversion time: 5 µs minimum.  
DMAC  
Two channels of direct memory access controller which transfers data between memory and memory, between  
I/O and memory and between I/O and I/O.  
(1) Number of channels: 2 channels  
(2) Channel priority level: Fixed mode  
Channel priority level is always fixed (channel 0 > 1).  
Roundrobin  
Priority level of the channel requested for transfer is kept lowest.  
(3) Maximum number of transfers: 65,536 times (64K times)  
(4) Data transfer size: Byte (8 bits), half-word (16 bits), word (32 bits)  
(5) Bus request system:  
Cycle steal mode  
Bus request signal is asserted for each DMA transfer cycle.  
Burst mode  
Bus request signal is asserted until all transfers of transfer cycles are complete.  
(6) DMA transfer request: Software request  
By setting the software transfer request bit inside DMAC, the CPU starts DMA  
transfer.  
External request  
DMA transfer is started by external request allocated to each channel.  
(7) Interrupt request: Interrupt request is generated to CPU after the end of DMA transfers for the set  
number of transfer cycles or after occurrence of error.  
Interrupt request signal is output separately for each channel.  
Interrupt request signal output can be masked for each channel.  
16/24  
 复制成功!