欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML67Q5003 参数 Datasheet PDF下载

ML67Q5003图片预览
型号: ML67Q5003
PDF下载: 下载PDF文件 查看货源
内容描述: 32位基于ARM的通用微控制器 [32-bit ARM-Based General-Purpose Microcontroller]
分类和应用: 微控制器
文件页数/大小: 24 页 / 195 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML67Q5003的Datasheet PDF文件第11页浏览型号ML67Q5003的Datasheet PDF文件第12页浏览型号ML67Q5003的Datasheet PDF文件第13页浏览型号ML67Q5003的Datasheet PDF文件第14页浏览型号ML67Q5003的Datasheet PDF文件第16页浏览型号ML67Q5003的Datasheet PDF文件第17页浏览型号ML67Q5003的Datasheet PDF文件第18页浏览型号ML67Q5003的Datasheet PDF文件第19页  
FEDL675001-01  
OKI Semiconductor  
ML675001/67Q5002/67Q5003  
WDT  
Functions as an interval timer or a watch dog timer.  
(1) 16-bit timer  
(2) Watch dog timer or interval timer mode can be selected  
(3) Interrupt or reset generation  
(4) Maximum period: longer than 200 msec  
PWM  
This LSI contains two channels of PWM (Pulse Width Modulation) function which can change the duty cycle of  
a waveform with a constant period. The PWM output resolution is 16 bits for each channel.  
Serial Interface  
This LSI contains four serial interface.  
(1) UART without FIFO  
: 1 channel  
This is the serial port which performs data transmission, taking a synchronization per character.  
Selection of various parameters, such as addition of data length, a stop bit, and a parity bit, is possible.  
-
Asynchronous full duplex operation  
Sampling Rate = Baud rate x 16sample  
-
-
-
-
-
-
-
Character Length  
Stop Bit Length  
Parity  
: 7, 8 bit  
: 1, 2 bit  
: Even, Odd, none  
Error Detection  
Loop Back Function  
Baud Rate Generation  
: Parity, Framing, Over run  
: ON/OFF, Parity, framing, Over run Compulsive addition  
: Exclusive baud rate generator built-in (8bit counter)  
Independent from a bus clock  
-
Internal-Baud-Rate-Clock-Stop at the time of HALT Mode.  
: 1channel  
(2) UART with 16bytes FIFO  
Features 16bytes FIFO in both send and receive. Uses the industry standard 16550A ACE  
(Asynchronous Communication Element).  
-
-
-
-
-
-
-
-
-
-
Asynchronous full duplex operation  
Reporting function for all status  
16 Byte Transmission and reception FIFO  
Transmission, reception, interrupt of line status Data set and Independent FIFO control.  
Modem control signals  
Data length  
: CTS, DCD, DSR, DTR, RI and RTS  
: 5, 6, 7, 8 bit  
Stop bit length  
parity  
: 1, 1.5, 2 bit  
: Even, Odd, none  
Error Detection  
Baud Rate Generation  
: Parity, Framing, Overrun  
: Exclusive baud rate generator built-in  
: 1channel  
(3) Synchronous serial interface  
It is a clock synchronous 8bit serial port  
-
-
-
selectable 1/8, 1/16 or 1/32 of HCLK frequency.  
Choose LSB First or MSB First.  
Choose Master / Slave Mode  
-
-
Transceiver Interruption, Transceiver buffer empty interrupt  
Loopback Test Function  
(4) I2C  
: 1channel  
Based on the I2C BUS specifications. Operates as a single master device.  
-
-
-
-
-
Communication mode  
Transmission Speed  
Addressing format  
Data buffer  
: Master transmitter /master receiver  
: 100kbps (Standard mode) / 400kbps (Fast mode)  
: 7 bit / 10 bit  
: 1 Byte(1step)  
Communication Voltage : 2.7V to 3.3V  
15/24