欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC34PF4210A0ES 参数 Datasheet PDF下载

MC34PF4210A0ES图片预览
型号: MC34PF4210A0ES
PDF下载: 下载PDF文件 查看货源
内容描述: [14-channel power management integrated circuit (PMIC) for audio/video applications]
分类和应用: 集成电源管理电路
文件页数/大小: 137 页 / 1328 K
品牌: NXP [ NXP ]
 浏览型号MC34PF4210A0ES的Datasheet PDF文件第22页浏览型号MC34PF4210A0ES的Datasheet PDF文件第23页浏览型号MC34PF4210A0ES的Datasheet PDF文件第24页浏览型号MC34PF4210A0ES的Datasheet PDF文件第25页浏览型号MC34PF4210A0ES的Datasheet PDF文件第27页浏览型号MC34PF4210A0ES的Datasheet PDF文件第28页浏览型号MC34PF4210A0ES的Datasheet PDF文件第29页浏览型号MC34PF4210A0ES的Datasheet PDF文件第30页  
NXP Semiconductors  
PF4210  
14-channel power management integrated circuit (PMIC) for audio/video applications  
COIN CELL  
VIN < UVDET  
VIN < UVDET  
VIN > UVDET  
PWRON = 0 held ≥ 4.0 sec  
any SWxOMODE bits = 1  
and PWRONRSTEN = 1  
(PWRON_CFG = 1)  
Thermal shutdown  
OFF  
PWRON = 1 and  
VIN > UVDET  
(PWRON_CFG = 0)  
or  
VIN < UVDET  
SLEEP  
PWRON = 0 < 4.0 sec  
and VIN > UVDET  
(PWRON_CFG = 1)  
PWRON = 0  
any SWxOMODE bits = 1  
and (PWRON_CFG = 0)  
or  
PWRON = 0 held ≥ 4.0 sec  
any SWxOMODE bits = 1  
and PWRONRSTEN = 1  
(PWRON_CFG = 1)  
PWRON = 1 and  
VIN > UVDET  
(PWRON_CFG = 0)  
or  
PWRON = 0 < 4.0 sec  
and VIN > UVDET  
(PWRON_CFG = 1)  
PWRON = 0  
all SWxOMODE bits = 0  
(PWRON_CFG = 0)  
or  
PWRON = 0 held ≥ 4.0 sec  
all SWxOMODE bits = 0  
and PWRONRSTEN = 1  
(PWRON_CFG = 1)  
VIN < UVDET  
ON  
PWRON = 0  
any SWxOMODE bits = 1  
(PWRON_CFG = 0)  
or  
Thermal shutdown  
PWRON = 0  
all SWxOMODE bits = 0  
(PWRON_CFG = 0)  
or  
PWRON = 0 held ≥ 4.0 sec  
any SWxOMODE bits = 1  
and PWRONRSTEN = 1  
(PWRON_CFG = 1)  
STANDBY de-asserted  
STANDBY asserted  
PWRON = 0 held ≥ 4.0 sec  
all SWxOMODE bits = 0  
and PWRONRSTEN = 1  
(PWRON_CFG = 1)  
Thermal shutdown  
STANDBY  
aaa-026475  
Figure 7.ꢀState diagram  
To complement the state diagram in Figure 7, a description of the states is provided in  
following sections. Note that VIN must exceed the rising UVDET threshold to allow a  
power up.  
See Table 26 for the UVDET thresholds. Additionally, I2C control is not possible in the  
coin cell mode and the interrupt signal, INTB, is only active in sleep, standby, and on  
states.  
10.4.1.1 On mode  
The PF4210 enters the on mode after a turn on event. RESETBMCU is deasserted high  
in this mode of operation.  
10.4.1.2 Off mode  
The PF4210 enters the off mode after a turn off event. A thermal shutdown event also  
forces the PF4210 into the off mode.  
Only VCOREDIG and VSNVS are powered in this mode of operation. To exit the off  
mode, a valid turn on event is required. RESETBMCU is asserted low in this mode.  
10.4.1.3 Standby mode  
Depending on STANDBY pin configuration, standby is entered when the STANDBY pin  
is asserted. This is typically used for low-power mode of operation.  
When STANDBY is deasserted, standby mode is exited.  
PF4210  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2018. All rights reserved.  
Data sheet: technical data  
Rev. 2.0 — 14 November 2018  
26 / 137  
 
 
 
 
 复制成功!