NXP Semiconductors
PF4210
14-channel power management integrated circuit (PMIC) for audio/video applications
Table 120.ꢀRegister INTSENSE1 - ADDR 0x0A
Name
Bit number
R/W
Default Description
SW1A overcurrent sense bit
SW1AFAULTS
0
R
0
0
0
0
0
0
0
0
• 0 = Normal operation
• 1 = Above current limit
SW1BFAULTS
SW1CFAULTS
SW2FAULTS
SW3AFAULTS
SW3BFAULTS
SW4FAULTS
UNUSED
1
2
3
4
5
6
7
R
R
R
R
R
R
—
SW1B overcurrent sense bit
• 0 = Normal operation
• 1 = Above current limit
SW1C overcurrent sense bit
• 0 = Normal operation
• 1 = Above current limit
SW2 overcurrent sense bit
• 0 = Normal operation
• 1 = Above current limit
SW3A overcurrent sense bit
• 0 = Normal operation
• 1 = Above current limit
SW3B overcurrent sense bit
• 0 = Normal operation
• 1 = Above current limit
SW4 overcurrent sense bit
• 0 = Normal operation
• 1 = Above current limit
unused
Table 121.ꢀRegister INTSTAT3 - ADDR 0x0E
Name
Bit number
R/W
Default Description
SWBSTFAULTI
UNUSED
0
R/W1C
—
0
SWBST overcurrent limit interrupt bit
6:1
7
0x00
0
unused
OTP_ECCI
R/W1C
OTP error interrupt bit
Table 122.ꢀRegister INTMASK3 - ADDR 0x0F
Name
Bit number
R/W
R/W
—
Default Description
SWBSTFAULTM
UNUSED
0
1
SWBST overcurrent limit interrupt mask bit
6:1
7
0x00
1
unused
OTP_ECCM
R/W
OTP error interrupt mask bit
PF4210
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Data sheet: technical data
Rev. 2.0 — 14 November 2018
110 / 137
NXP [ NXP ]
