08$$ꢁ5RXWLQJꢁ&Rꢉ3URꢀHVVRUꢁꢂ5&3ꢇꢁ)DPLO\
2SHUDWLRQDOꢁ&KDUDꢀWHULVWLꢀV
7DEOHꢀꢃꢈꢀꢉꢄꢋ%LWꢀ%XVꢀ0RGHꢀ&$0ꢎ5$0ꢀ&\ꢁOHVꢀE\ꢀ3DUWLWLRQꢀ&RQILJXUDWLRQ
&\ꢁOH
1Rꢀ5$0ꢀꢐꢑꢈꢅꢀ&$0
&$0>ꢃꢄꢅꢆ@
ꢐꢑꢈꢊꢇꢀ5$0ꢀꢊꢉꢈꢅꢀ&$0
&$0>ꢃꢄꢅꢆ@
ꢐꢑꢈꢇꢒꢀ5$0ꢀꢇꢐꢈꢅꢀ&$0
ꢐꢑꢈꢉꢄꢀ5$0ꢀꢉꢃꢈꢅꢀ&$0ꢀ
&$0>ꢃꢄꢅꢆ@
ꢄ
ꢊ
ꢃ
&$0>ꢃꢄꢅꢆ@
&$0>ꢌꢍꢅꢃꢊ@ꢎ
5$0>ꢍꢏꢅꢌꢐ@
&$0>ꢋꢃꢅꢃꢊ@
&$0>ꢋꢃꢅꢃꢊ@
5$0>ꢋꢃꢅꢃꢊ@
&$0>ꢍꢏꢅꢋꢌ@ꢎ
5$0>ꢍꢏꢅꢋꢌ@ꢎ
5$0>ꢍꢏꢅꢋꢌ@ꢎ
Note: *Bus bits [15:0] contain data. Bus bits [31:16] are undefined.
7DEOHꢀꢄꢈꢀꢃꢊꢋ%LWꢀ%XVꢀ0RGHꢀ&$0ꢎ5$0ꢀ&\ꢁOHVꢀE\ꢀ3DUWLWLRQꢀ&RQILJXUDWLRQ
&\ꢁOH
1Rꢀ5$0ꢀꢐꢑꢈꢅꢀ&$0
&$0>ꢄꢑꢅꢆ@
ꢐꢑꢈꢊꢇꢀ5$0ꢀꢊꢉꢈꢅꢀ&$0
&$0>ꢄꢑꢅꢆ@
ꢐꢑꢈꢇꢒꢀ5$0ꢀꢇꢐꢈꢅꢀ&$0
&$0>ꢄꢑꢅꢆ@
ꢐꢑꢈꢉꢄꢀ5$0ꢀꢉꢃꢈꢅꢀ&$0ꢀ
&$0>ꢄꢑꢅꢆ@
ꢄ
ꢊ
ꢃ
ꢌ
ꢑ
&$0>ꢃꢄꢅꢄꢋ@
&$0>ꢌꢍꢅꢃꢊ@
&$0>ꢋꢃꢅꢌꢐ@
&$0>ꢍꢏꢅꢋꢌ@
&$0>ꢃꢄꢅꢄꢋ@
&$0>ꢃꢄꢅꢄꢋ@
&$0>ꢃꢄꢅꢄꢋ@
&$0>ꢌꢍꢅꢃꢊ@
&$0>ꢌꢍꢅꢃꢊ@
5$0>ꢌꢍꢅꢃꢊ@
&$0>ꢋꢃꢅꢌꢐ@
5$0>ꢋꢃꢅꢌꢐ@
5$0>ꢋꢃꢅꢌꢐ@
5$0>ꢍꢏꢅꢋꢌ@
5$0>ꢍꢏꢅꢋꢌ@
5$0>ꢍꢏꢅꢋꢌ@
7DEOHꢀꢉꢈꢀ,QSXWꢀDQGꢀ2XWSXWꢀ&$0ꢎ5$0ꢀ&\ꢁOHVꢀE\ꢀ2SHUDWLRQ
2SHUDWLRQ
,16(57
',1ꢂꢀ352&'ꢀꢌ:ULWHꢍ
'287ꢂꢀ352&'ꢀꢌ5HDGꢍ
&$0ꢁꢒꢁ5$0
&$0ꢁRQO\
&$0ꢁRQO\
&$0ꢁꢒꢁ5$0
&$0ꢁRQO\
1ꢈ$
1ꢈ$
5$0ꢁRQO\
5$0ꢁRQO\
1ꢈ$
6($5&+
6($5&+$
/($51
'(/(7(
1ꢈ$
5($'ꢁ/48(8(
5($'ꢁ$48(8(
&$0ꢁꢒꢁ5$0
&$0ꢁꢒꢁ5$0
1ꢈ$
'HYLꢁHꢀ&KDLQLQJ
Up to four MUAA RCPs may be chained with no external
logic. Figure 3 shows the interconnection. Unused
CHAIN[3:0] pins should be left unconnected.
Where device pins are paralleled, attention should be paid
to signal integrity, in particular to signals used for
clocking, i.e., CLK, /PCS. PCB layout techniques such as
daisy chaining and driver to track impedance matching
should be observed.
The /MF, /FF, INT, DOUTVALID, DINREADY, and
PROCREADY signals should only be used on the master
device and left disconnected on the slave devices. The
master device is the one with no connection to the
CHAINUP pin.
The scheme in Figure 3 allows devices to be designed in
but not fitted. The fit order would be MASTER, SLAVE1,
SLAVE2, SLAVE3.
ꢊ
5HYꢆꢀꢇ
MUSIC [ MUSIC SEMICONDUCTORS ]
