欢迎访问ic37.com |
会员登录 免费注册
发布采购

MU9C4320L-70TDI 参数 Datasheet PDF下载

MU9C4320L-70TDI图片预览
型号: MU9C4320L-70TDI
PDF下载: 下载PDF文件 查看货源
内容描述: 4K ×32的内容可寻址存储器(CAM )具有32位宽的数据接口 [4K x 32 Content Addressable Memory (CAM) with a 32-bit wide data interface]
分类和应用: 存储内存集成电路静态存储器双倍数据速率
文件页数/大小: 32 页 / 449 K
品牌: MUSIC [ MUSIC SEMICONDUCTORS ]
 浏览型号MU9C4320L-70TDI的Datasheet PDF文件第21页浏览型号MU9C4320L-70TDI的Datasheet PDF文件第22页浏览型号MU9C4320L-70TDI的Datasheet PDF文件第23页浏览型号MU9C4320L-70TDI的Datasheet PDF文件第24页浏览型号MU9C4320L-70TDI的Datasheet PDF文件第26页浏览型号MU9C4320L-70TDI的Datasheet PDF文件第27页浏览型号MU9C4320L-70TDI的Datasheet PDF文件第28页浏览型号MU9C4320L-70TDI的Datasheet PDF文件第29页  
Control State Descriptions  
MU9C4320L ATMCAM  
Initialization  
Control State:  
Write Page Address to  
Highest-Priority Empty Device;  
Control State:  
Mnemonic:  
Reset  
RST  
Set Full  
WR PA  
Binary Op Code: XXX XXX 111 111  
/W: LOW /AV: HIGH PA:AA: All ‘1’s Scope: AS  
Description: Performs a software reset of the ATMCAM.  
See Table 2.  
Mnemonic:  
Binary Op Code: XXX XXX 111 100  
/W: LOW /AV: HIGH PA:AA: n/c Scope: NFD  
Description: Writes DQ3–0 to the Page Address field of  
the Configuration register, and sets the /FF LOW. This  
control state is intended for sequential loading of Page  
addresses in vertically cascaded systems that do not have  
explicit lines controlling the /CS inputs to the individual  
devices.  
Control State:  
Mnemonic:  
Undefined Operations  
RESERVED  
Description: Binary Op codes that are not documented are  
reserved control states. The results of these control states  
are undefined.  
Control State:  
Mnemonic:  
Reset Full Flag  
RST FF  
Binary Op Code: XXX XXX 111 101  
/W: LOW /AV: HIGH PA:AA: n/c Scope: AS  
Description: Resets /FF HIGH. Used after sequentially  
loading the PA fields with previous control state to set the  
system back to empty.  
Table 2: Reset Conditions  
Resource  
Hardware Reset  
All locations set Empty  
Software Reset  
All locations set Empty  
No Change  
Memory Array  
VP Table  
Not reset  
Comparand Register  
Mask Registers 1–7  
Address Register  
Instruction Register  
Next Free Address Register  
Device Select Register  
DS31–9  
00000000H  
00000000H  
00000000H  
00000000H  
00000000H  
00000000H  
00000000H  
00000000H  
No Change  
00000000H  
Reserved  
SELEN  
000000H  
1 = Disabled  
0000  
000000H  
1 = Disabled  
0000  
DS8  
DS7–4  
Reserved  
Device Select  
DS3-0  
1111  
No Change  
Status Register  
SR31–28  
Flags  
1111 = No Match, Not Full  
1111  
SR27–26  
Reserved  
00  
00  
SR25–24  
Active Address Type  
Reserved  
11 = Reset State  
0000  
11 = Reset State  
0000  
SR23–20  
SR19–16  
Page Address  
Reserved  
1111  
1111  
SR15–12  
0000  
0000  
SR11–0  
Active Address  
111111111111  
111111111111  
Configuration Register  
FR31–29  
Direct Write Mask Source 000 = No Mask  
No Change  
0
FR28  
Reserved  
Control Mode  
LPC  
0
FR27–26  
11 = Software Control Mode  
1 = Not Low Priority CAM  
1 = Disable VP Table  
No Change  
No Change  
No Change  
No Change  
No Change  
0000  
FR25  
FR24  
EN VP  
FR23–12  
VP Table Address Mask 111111111111  
VP Table Page Address 1111  
FR11–8  
FR7–4  
Reserved  
0000  
1111  
FR3–0  
Page Address  
No Change  
Rev. 3  
25  
 复制成功!