欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC68HC912D60FU8 参数 Datasheet PDF下载

XC68HC912D60FU8图片预览
型号: XC68HC912D60FU8
PDF下载: 下载PDF文件 查看货源
内容描述: 超前信息 - 冯4.0 [Advance Information - Rev 4.0]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 432 页 / 2948 K
品牌: MOTOROLA [ MOTOROLA ]
 浏览型号XC68HC912D60FU8的Datasheet PDF文件第52页浏览型号XC68HC912D60FU8的Datasheet PDF文件第53页浏览型号XC68HC912D60FU8的Datasheet PDF文件第54页浏览型号XC68HC912D60FU8的Datasheet PDF文件第55页浏览型号XC68HC912D60FU8的Datasheet PDF文件第57页浏览型号XC68HC912D60FU8的Datasheet PDF文件第58页浏览型号XC68HC912D60FU8的Datasheet PDF文件第59页浏览型号XC68HC912D60FU8的Datasheet PDF文件第60页  
Freescale Semiconductor, Inc.  
Pinout and Signal Descriptions  
3.6.5 Port H  
Port H pins are used for key wake-ups that can be used with the pins  
configured as inputs or outputs. The key wake-ups are triggered with a  
falling edge signal (KWPH). An interrupt is generated if the  
corresponding bit is enabled (KWIEH). If any of the interrupts is not  
enabled, the corresponding pin can be used as a general purpose I/O  
pin. Refer to I/O Ports with Key Wake-up.  
Register DDRH determines pin direction of Port H when used for  
general-purpose I/O. When DDRH bits are set, the corresponding pin is  
configured for output. On reset the DDRH bits are cleared and the  
corresponding pin is configured for input.  
Port PHUPD determines what type of resistive load is used for Port H  
input pins when PUPH bit is set in the PUCR register. When PHUPD pin  
is low, it loads a pull-down in all Port H input pins. When PHUPD pin is  
high, it loads a pull-up in all Port H input pins.  
In 80-pin version, the PHUPD is connected internally to VSS. The PH4  
will have a pull-down. All port H pins should either be defined as outputs  
or have their pull-downs enabled.  
Setting the RDPH bit in register RDRIV causes all Port H outputs to have  
reduced drive level. RDRIV can be written once after reset. RDRIV is not  
in the address map in peripheral mode. Refer to Bus Control and  
Input/Output.  
3.6.6 Port CAN  
The MSCAN12 uses two external pins, one input (RxCAN) and one  
output (TxCAN). The TxCAN output pin represents the logic level on the  
CAN: ‘0’ is for a dominant state, and ‘1’ is for a recessive state.  
RxCAN is on bit 0 of Port CAN, TxCAN is on bit 1. The remaining six pins  
of Port CAN, available only in the 112-pin package, are controlled by  
registers in the MSCAN12 address space.  
In 80QFP all PortCAN[2:7] pins should either be defined as outputs or  
have their pull-ups enabled.  
Advance Information  
56  
68HC(9)12D60 — Rev 4.0  
Pinout and Signal Descriptions  
MOTOROLA  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!