欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC68HC912D60FU8 参数 Datasheet PDF下载

XC68HC912D60FU8图片预览
型号: XC68HC912D60FU8
PDF下载: 下载PDF文件 查看货源
内容描述: 超前信息 - 冯4.0 [Advance Information - Rev 4.0]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 432 页 / 2948 K
品牌: MOTOROLA [ MOTOROLA ]
 浏览型号XC68HC912D60FU8的Datasheet PDF文件第56页浏览型号XC68HC912D60FU8的Datasheet PDF文件第57页浏览型号XC68HC912D60FU8的Datasheet PDF文件第58页浏览型号XC68HC912D60FU8的Datasheet PDF文件第59页浏览型号XC68HC912D60FU8的Datasheet PDF文件第61页浏览型号XC68HC912D60FU8的Datasheet PDF文件第62页浏览型号XC68HC912D60FU8的Datasheet PDF文件第63页浏览型号XC68HC912D60FU8的Datasheet PDF文件第64页  
Freescale Semiconductor, Inc.  
Pinout and Signal Descriptions  
Table 3-3. 68HC(9)12D60 Port Description Summary  
Pin Numbers  
Data Direction  
Register  
Port Name  
Description  
80-pin 112-pin  
(Address)  
Port A  
PA[7:0]  
In/Out  
DDRA ($0002)  
Port A and port B pins are used for address and data in  
expanded modes. The port data registers are not in the  
address map during expanded and peripheral mode  
operation. When in the map, port A and port B can be  
read or written any time.  
48–41  
23–16  
64–57  
31–24  
In/Out  
DDRB ($0003)  
Port B  
PB[7:0]  
DDRA and DDRB are not in the address map in expanded  
or peripheral modes.  
84/82/80  
/78/76/7  
4/72/70  
Port AD1  
PAD1[7:0]  
N/A  
In  
Analog-to-digital converter 1 and general-purpose I/O.  
Analog-to-digital converter 0 and general-purpose I/O.  
83/81/79  
Port AD0  
PAD0[7:0]  
60–53 /77/75/7  
3/71/69  
In  
Port CAN  
PCAN[7:0]  
General purpose I/O. PCAN[1:0] are used with the  
MSCAN12 module and cannot be used as I/O.  
(1)  
98–105  
In/Out  
72, 73  
PE[1:0] In  
PE[7:2] In/Out  
DDRE ($0009)  
Port E  
PE[7:0]  
25–28, 36–39,  
Mode selection, bus control signals and interrupt service  
request signals; or general-purpose I/O.  
37–40  
53–56  
108–112  
Port P  
PP[7:0]  
76–80,  
1–3  
In/Out  
DDRP ($0057)  
General-purpose I/O. PP[3:0] are used with the pulse-width  
modulator when enabled.  
,
1–3  
Port S  
PS[7:0]  
In/Out  
DDRS ($00D7)  
Serial communications interfaces 1 and 0 and serial  
peripheral interface subsystems and general-purpose I/O.  
70–63  
96–89  
General-purpose I/O when not enabled for input capture  
and output compare in the timer and pulse accumulator  
subsystem.  
Port T  
PT[7:0]  
14–11, 18–15,  
7–4 7–4  
In/Out  
DDRT ($00AF)  
1. In 80-pin QFP package only TxCAN and RxCAN are available. PortCAN[2:7] pins should either be defined as outputs or  
have their pull-ups enabled.  
3.6.12 Port Pull-Up Pull-Down and Reduced Drive  
MCU ports can be configured for internal pull-up. To reduce power  
consumption and RFI, the pin output drivers can be configured to  
operate at a reduced drive level. Reduced drive causes a slight increase  
in transition time depending on loading and should be used only for ports  
which have a light loading. Table 3-4 summarizes the port pull-up/pull-  
down default status and controls.  
Advance Information  
60  
68HC(9)12D60 — Rev 4.0  
MOTOROLA  
Pinout and Signal Descriptions  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!