欢迎访问ic37.com |
会员登录 免费注册
发布采购

V58C2128804S 参数 Datasheet PDF下载

V58C2128804S图片预览
型号: V58C2128804S
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能2.5伏128兆位的DDR SDRAM [HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 59 页 / 922 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V58C2128804S的Datasheet PDF文件第9页浏览型号V58C2128804S的Datasheet PDF文件第10页浏览型号V58C2128804S的Datasheet PDF文件第11页浏览型号V58C2128804S的Datasheet PDF文件第12页浏览型号V58C2128804S的Datasheet PDF文件第14页浏览型号V58C2128804S的Datasheet PDF文件第15页浏览型号V58C2128804S的Datasheet PDF文件第16页浏览型号V58C2128804S的Datasheet PDF文件第17页  
V58C2128(804/404/164)S  
Auto Precharge Operation  
The Auto Precharge operation can be issued by having column address A10 high when a Read or Write  
command is issued. If A10 is low when a Read or Write command is issued, then normal Read or Write burst  
operation is executed and the bank remains active at the completion of the burst sequence. When the Auto  
Precharge command is activated, the active bank automatically begins to precharge at the earliest possible  
moment during the Read or Write cycle once tRAS(min) is satisfied.  
Read with Auto Precharge  
If a Read with Auto Precharge command is initiated, the DDR SDRAM will enter the precharge operation  
N-clock cycles measured from the last data of the burst read cycle where N is equal to the CAS latency pro-  
grammed into the device. Once the autoprecharge operation has begun, the bank cannot be reactivated until  
the minimum precharge time (tRP) has been satisfied.  
Read with Autoprecharge Timing  
(CAS Latency = 2; Burst Length = 4)  
T0  
T1  
T2  
T3  
T4  
T5  
T6  
tP(min)  
T7  
T8  
T9  
tRAS(min)  
CK, CK  
Command  
DQS  
ACT  
NOP  
R w/AP  
NOP  
NOP  
NOP  
NOP  
BA  
NOP  
D0  
D1 D2 D3  
DQ  
Begin Autoprecharge  
Earliest Bank A reactivate  
V58C2128(804/404/164)S Rev. 1.6 March 2002  
13  
 复制成功!