MT9300
Advance Information
Echo Canceller A, Control Register 2
Echo Canceller B, Control Register 2
Read/Write Address: 01 + Base Address
H
Read/Write Address: 21 + Base Address
H
7
6
5
4
3
2
1
0
TDis
PHDis NLPDis AutoTD NBDis HPFDis MuteS MuteR
Reset Value:
Description
00 .
H
Bit
Name
7
TDis
When high, tone detection is disabled. When low, tone detection is enabled.
When both Echo Cancellers A and B TDis bits are high, Tone Disable processors are
disabled entirely and are put into power down mode.
6
PHDis
When high, the tone detectors will trigger upon the presence of a 2100Hz tone
regardless of the presence/absence of periodic phase reversals.
When low, the tone detectors will trigger only upon the presence of a 2100Hz tone
with periodic phase reversals.
5
4
NLPDis
AutoTD
When high, the non-linear processor is disabled.
When low, the non-linear processors function normally. Useful for G.165 conformance
testing.
When high, the echo canceller puts itself in Bypass mode when the tone detectors
detect the presence of 2100Hz tone. See PHDis for qualification of 2100Hz tones.
When low, the echo canceller algorithm will remain operational regardless of the state
of the 2100Hz tone detectors.
3
2
NBDis
When high, the narrow-band detector is disabled. When low, the narrow-band
detector is enabled.
HPFDis
When high, the offset nulling high pass filters are bypassed in the Rin and Sin paths.
When low, the offset nulling filters are active and will remove DC offsets on PCM input
signals.
1
0
MuteS
MuteR
When high, data on Sout is muted to quiet code. When low, Sout carries active code.
When high, data on Rout is muted to quiet code. When low, Rout carries active code.
14
MITEL [ MITEL NETWORKS CORPORATION ]
