欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT9076 参数 Datasheet PDF下载

MT9076图片预览
型号: MT9076
PDF下载: 下载PDF文件 查看货源
内容描述: T1 / E1 / J1 3.3V单芯片收发器 [T1/E1/J1 3.3V Single Chip Transceiver]
分类和应用:
文件页数/大小: 160 页 / 413 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT9076的Datasheet PDF文件第83页浏览型号MT9076的Datasheet PDF文件第84页浏览型号MT9076的Datasheet PDF文件第85页浏览型号MT9076的Datasheet PDF文件第86页浏览型号MT9076的Datasheet PDF文件第88页浏览型号MT9076的Datasheet PDF文件第89页浏览型号MT9076的Datasheet PDF文件第90页浏览型号MT9076的Datasheet PDF文件第91页  
Preliminary Information  
MT9076  
Bit  
Name  
Functional Description  
7
TFSYNI Terminal Frame Synchronization Interrupt. When unmasked this interrupt bit goes high  
whenever a change of state of terminal frame synchronization condition exists. Reading this  
register clears this bit.  
6
MFSYNI Multiframe Synchronization Interrupt. When unmasked this interrupt bit goes high  
whenever a change of state of multiframe synchronization condition exists. Reading this  
register clears this bit.  
5
4
3
BIOMTI Bit Oiented Message Transition Interrupt. When unmasked, this interrupt goes high  
whenever a new BIOM arrives or if the current BIOM stops transmission.  
AISI  
Alarm Indication Signal Interrupt. When unmasked this interrupt bit goes high whenever a  
change of state of received all ones condition exists. Reading this register clears this bit.  
LOSI  
Loss of Signal Interrupt. When unmasked this interrupt bit goes high whenever a change of  
state of loss of signal (either analog - signal 40 dB below nominal or digital - excess  
consecutive 0’s received) condition exists. Reading this register clears this bit.  
2
1
0
SEI  
Severely Errored Frame Interrupt. When unmasked this interrupt bit goes high whenever a  
sequence of 2 framing errors out of 6 occurs. Reading this register clears this bit.  
TxSLPI Transmit SLIP Interrupt. When unmasked this interrupt goes high whenever a controlled  
frame slip occurs in the transmit elastic buffer. Reading this register clears this bit.  
RxSLPI Receive SLIP Interrupt. When unmasked this interrupt bit goes high whenever a controlled  
frame slip occurs in the receive elastic buffer. Reading this register clears this bit.  
Table 74 - Interrupt Word Zero  
(Page 4, Address 1BH) (T1)  
83  
 复制成功!