欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT90732AP 参数 Datasheet PDF下载

MT90732AP图片预览
型号: MT90732AP
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS E2 / E3成帧器( E2 / E3F ) [CMOS E2/E3 Framer (E2/E3F)]
分类和应用: 电信集成电路
文件页数/大小: 8 页 / 65 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT90732AP的Datasheet PDF文件第1页浏览型号MT90732AP的Datasheet PDF文件第2页浏览型号MT90732AP的Datasheet PDF文件第4页浏览型号MT90732AP的Datasheet PDF文件第5页浏览型号MT90732AP的Datasheet PDF文件第6页浏览型号MT90732AP的Datasheet PDF文件第7页浏览型号MT90732AP的Datasheet PDF文件第8页  
Advance Information
CMOS
MT90732
Line Side Transmit
Pin #
31
32
Name
TP/TDL
TCK/TCKL
I/O/P
O
O
Description
Transmit Positive Rail/Transmit NRZ Data.
Transmit positive rail/NRZ data
sent out of E2/E3 Framer.
Transmit Clock Rail/Transmit Clock NRZ.
The transmit clock is used for
clocking out the dual rail/NRZ data signals. The TCK/TCKL clock signal is
derived from the XCK clock.
Transmit Negative Rail Data.
Transmit negative rail data sent out of E2/E3
Framer.
33
TN
O
Note: I = Input; O = Output; P = Power
Terminal Interface
Pin #
61
62
Name
RCG
RNF/RSF
I/O/P
O
O
Description
Receive Clock Gapped.
An active low signal indicates the receive framing
and service bit locations in the serial mode only.
Receive Framing Pulse.
Framing pulse is synchronous with the last nibble for
the nibble-parallel interface, and with the first bit in the frame for the bit-serial
interface.
Receive Nibble Bit 3/Receive Serial Data.
Bit 3 is the most significant bit in
the nibble and corresponds to the first bit received in the nibble. The framing
pattern, service bits, and BIP-4 nibble are not provided as parallel data. In the
serial mode receive data signal consists of all bits, including the framing pat-
tern and service bits.
Receive Nibble Bit 2/Transmit Reference Generator Data Output.
In the
nibble-parallel mode, it is Bit 2 of the received nibble.The reference generator
is enabled in the serial mode. The output data signal (TDOUT) consists of all
ones in place of the framing bits and zeros elsewhere in the frame.
Receive Nibble Bit 1/Transmit Reference Generator Clock Gap Signal.
In
the nibble-parallel mode, it is Bit 1 of the received nibble. The active low TCG
signal indicates the location of the framing pattern and the service bits in the
frame.
Receive Nibble Bit 0/Transmit Reference Generator Framing Pulse.
Bit 0
is the least significant bit in the nibble and is the last bit received. The active
low TFOUT signal is synchronous with the first bit in the frame.
Receive Nibble Clock/Receive Serial Clock.
The nibble and serial clocks are
derived from the line side dual rail/NRZ clock signal (RCK/RCKL). RNC is
gapped during framing pattern, service bit and BIP-4 bit times.
Transmit Nibble Bit 3/Transmit Serial Framing Pulse.
In the nibble-parallel
mode, bit 3 is the most significant bit in the nibble and corresponds to the first
bit transmitted in the nibble. When the terminal interface is serial, the negative
framing pulse is synchronous with the first bit in the frame.
Transmit Nibble Bit 2.
Bit 2 in the 4-bit nibble.
Transmit Nibble Bit 1/Transmit Reference Generator Clock In.
Bit 1 in the
transmit nibble. For a serial interface, the TCIN is used to derive the clock out
(TCOUT), data signal (TDOUT), framing pulse (TFOUT), and gapped clock
signal (TCG).The reference generator signals are provided for multiplexing the
external payload data into the serial frame.
63
RNIB3/RSD
O
64
RNIB2/TDO
UT
O
65
RNIB1/TCG
O
66
RNIB0/TFO
UT
RNC/RSC
O
67
O
53
XNIB3/XSF
I
54
55
XNIB2
XNIB1/TCI
N
I
I
5-17