欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT90220 参数 Datasheet PDF下载

MT90220图片预览
型号: MT90220
PDF下载: 下载PDF文件 查看货源
内容描述: 八IMA / UNI PHY设备 [Octal IMA/UNI PHY Device]
分类和应用:
文件页数/大小: 116 页 / 305 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT90220的Datasheet PDF文件第80页浏览型号MT90220的Datasheet PDF文件第81页浏览型号MT90220的Datasheet PDF文件第82页浏览型号MT90220的Datasheet PDF文件第83页浏览型号MT90220的Datasheet PDF文件第85页浏览型号MT90220的Datasheet PDF文件第86页浏览型号MT90220的Datasheet PDF文件第87页浏览型号MT90220的Datasheet PDF文件第88页  
MT90220  
Address (Hex):  
Direct access  
Reset Value (Hex):  
219 - 220  
1 Enable register per link Status reg  
00  
Bit #  
Type  
Description  
7:0  
R/W  
Each bit set to ’1’ will enable the generation of the interrupt when the corresponding bit in  
the IRQ Link Status register is set.  
Table 98 - IRQ Link Enable Registers  
Address (Hex):  
Direct access  
Reset Value (Hex):  
235  
XD  
Bit #  
Type  
Description  
7:4  
3:0  
R
Reserved.  
R/W  
Each bit set to ’1’ represent an overflow condition from the IMA Group associated with the  
bit. There is one bit for each IMA Group. A bit is set when one or more of the 4 counters  
or the RX UTOPIA FIFO associated with an IMA Group overflows.  
Table 99 - IRQ IMA Group Overflow Status Register  
Address (Hex):  
Direct access  
Reset Value (Hex):  
204  
00  
Bit #  
Type  
Description  
7:4  
3:0  
R
Unused. Should read 0’s.  
R/W  
Each bit set to ’1’ will enable the generation of the interrupt when the corresponding bit in  
the IRQ IMA Group Overflow Status register is set. There is one bit for each status bit.  
Table 100 - IRQ IMA Group Overflow Enable Register  
Address (Hex):  
Direct access  
210 - 213  
1 register per IMA Group. The RxClk and TxClk signals must be active for correct  
register operation  
00  
Reset Value (Hex):  
Bit #  
Type  
Description  
7:5  
4
R
Unused. Should read 0’s.  
R/W  
This bit is set when the RX UTOPIA FIFO associated with an IMA Group overflows. This  
bit is cleared by writing 0.  
3
2
1
0
R/W  
R/W  
R/W  
R/W  
This bit is set when the counter for all cells associated with an IMA Group overflows.  
(Input UTOPIA port). This bit is cleared by writing 0.  
This bit is set when the counter for Idle Cells associated with an IMA Group overflows.  
(Input UTOPIA port). This bit is cleared by writing 0.  
This bit is set when the counter for Unassigned Cells associated with an IMA Group  
overflows. (Input UTOPIA port). This bit is cleared by writing 0.  
This bit is set when the counter for HEC Errored Cells associated with an IMA Group  
overflows. (Input UTOPIA port). This bit is cleared by writing 0.  
Table 101 - IRQ IMA Overflow Status Registers  
76  
 复制成功!